



DUDLEY KNOK LIBRARY
NAVAL POSTGRADUATE SCHOOL
MONTEREY, CALIFORNIA 93943



# NAVAL POSTGRADUATE SCHOOL

Monterey, California



## THESIS

MICROPROCESSOR CONTROLLER WITH NONVOLATILE MEMORY IMPLEMENTATION

by

Jay Weston Wallin

December 1985

Thesis Advisor:

R. Panholzer

Approved for public release; distribution is unlimited.

766



URITY CLASSIFICATION OF THIS PAGE	-									
ONITY CLASSIFICATION OF THIS PAGE		REPORT DOCU	MENTATION	PAGE						
REPORT SECURITY CLASSIFICATION UNCLASSIFIED			16. RESTRICTIVE MARKINGS							
SECURITY CLASSIFICATION AUTHORIT	Y		1	/AVAILABILITY O						
DECLASSIFICATION / DOWNGRADING	SCHEDU	Ē	Approved for public release; distribution is unlimited.							
PERFORMING ORGANIZATION REPORT	NUMBE	R(S)	5. MONITORING	ORGANIZATION R	EPORT NUM	BER(S)				
NAME OF PERFORMING ORGANIZATION	NC	6b OFFICE SYMBOL (If applicable)	7a. NAME OF MO	ONITORING ORGA	NIZATION					
aval Postgraduate Sc	62	Naval Pos	tgraduate	School	L					
ADDRESS (City, State, and ZIP Code) Monterey, California	3943-5100		y, State, and ZIP		93943-5100					
NAME OF FUNDING/SPONSORING ORGANIZATION		8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER							
ADDRESS (City, State, and ZIP Code)		<u> </u>	10 SOURCE OF F	UNDING NUMBER	S					
		PROGRAM ELEMENT NO.	PROJECT NO	TASK NO.	WORK UNIT ACCESSION NO					
TITLE (Include Security Classification)					<u> </u>					
ICROPROCESSOR CONTROL	LLER	WITH NONVOLA	ATILE MEMOR	Y IMPLEME	NTATION	1				
PERSONAL AUTHOR(S) Wallin	, Jay	7 W.								
TYPE OF REPORT 13b. aster's Thesis FRO	TIME CO	VERED TO	14 DATE OF REPO 1985 Dece		Day) 15 P	AGE COUNT 130				
SUPPLEMENTARY NOTATION										
COSATI CODES FIELD GROUP SUB-GRO										
program, a controller structed an availabilicomponents Semiconductor	port smal with nd te ty, ( have tor N	of the Navall, self-suff n nonvolatile ested. Becau Complementary been used. NSC800 CPU all features ind	Postgradu ficient, lo e memory ha use of limi Metal-Oxi The contr ong with t	w power m s been de ted batte de Semico oller use hree NSC8 channel a	icroprosigned, ry power nductor sthe Nanalog-t	con- con- cr (CMOS) National M-I/O-				

System. The general nature of the controller allows it to

DISTRIBUTION/AVAILABILITY OF ABSTRACT

DIVICLASSIFIED/UNLIMITED SAME AS RPT. DITIC USERS unclassified

NAME OF RESPONSIBLE INDIVIDUAL

R. Panholzer

21. ABSTRACT SECURITY CLASSIFICATION

unclassified

22b TELEPHONE (Include Area Code) | 22c. OFFICE SYMBOL 408 646-2154 | 62Pz

form of EPROM and RAM, and the Intel BPK 72 Bubble Memory

FORM 1473, 84 MAR

be reprogrammed and utilized in a variety of applications. Prior thesis research by Captain Mike Snyder, U.S. Army, using the NSC888 Self-Contained NSC800 Evaluation System [Ref. 1] has been expanded upon in this thesis project.

Approved for public release; distribution is unlimited.

Microprocessor Controller with Nonvolatile Memory Implementation

by

Jay Weston Wallin Lieutenant, United States Navy B.S., United States Naval Academy, 1979

Submitted in partial fullfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL December, 1985

1/27.

### ABSTRACT

In support of the Naval Postgraduate School's space program, a small, self-sufficient, low power microprocessor controller with nonvolatile memory has been designed, constructed and tested. Because of limited battery power availability, Complementary Metal-Oxide Semiconductor (CMOS) components have been used. The controller uses the National Semiconductor NSC800 CPU along with three NSC810A RAM-1-0-Timers. Other features include a 16 channel analog-to-digital converter, a real time clock, local memory in the form of EPROM and RAM, and the Intel BPK 72 Bubble Memory System. The general nature of the controller allows at to be reprogrammed and utilized in a variety of applications. Prior thesis research by Captain Mike Snyder, J.S. Army, using the NSC838 Self-Contained NSC800 Evaluation System [Ref. 1] has been expanded upon in this thesis project.

### TABLE OF CONTENTS

I.	BACI	KGROUND AND INTRODUCTION	1 1
	Α.	GETAWAY SPECIAL (GAS) PROGRAM	1 1
	В.	WHAT PROMPTED SPACE PROJECT	1 1
	С.	GENERAL REQUIREMENTS OF GAS EXPERIMENT	12
	D.	UNIQUE REQUIREMENTS ASSOCIATED WITH EXPERIMENT 1	13
II.	HARI	DWARE SELECTION	17
	Α.	MICROPROCESSOR SYSTEM	17
		1. NSC800	17
		2. NSC810A	24
	В.	BUBBLE MEMORY	31
	С.	ANALOG-TO-DIGITAL CONVERTER	36
	D.	UART	43
	E.	REAL TIME CLOCK	5 1
	F.	STATIC RAM	58
	G.	EPROM UTILIZATION	5 2
III.	LANG	GUAGE SELECTION	6 4
IV.	CON'	TROLLER SYSTEM DESIGN	66
٧.	GENI	ERAL SYSTEM LAYOUT AND CONSTRUCTION	7 4
VI.	SOF'	TWARE FLOWCHART AND DRIVER DEVELOPMENT 7	78
	Α.	BUBBLE MEMORY CONTROL	78
	В.	REAL TIME CLOCK	3 1
	С.	CONFIGURING THE I/O PORTS	36
	D.	ANALOG-TO-DIGITAL CONVERTER	92

	E.	UAR	?T	•		٠	•	•		•		•	٠	•	٠	•	٠	٠	•	•	٠	٠	92
VII.	CON	CLUS	10	NS	•		•	•		•			•	•	•				•	•			96
APPEND	XIC	A:	СО	NTF	ROLI	ĿER	С	IR	CUI	T	DI	AG	RAi	1			•	•		•	•	•	98
APPEND	XIC	В:	СО	NTI	ROLL	ER	S	OU.	RCE	Ξ (	COE	E	٠	٠		•	•	•	•	•	•	. 1	101
LIST C	FR	EFER	EN	CES	3.	•	•	•		,			•			•	•				•	. 1	127
INITIA	L D	ISTR	IB	UT	ON	LIS	ST			, ,			•			٠					•	. 1	129

### LIST OF TABLES

1.	STATUS BITS AND SYSTEM OPERATION	•	٠	٠	•	٠	٠	٠		٠	٠.
2.	BUBBLE SYSTEM PORT ASSIGNMENTS .									٠	J.
3.	A-TO-D CONVERTER PORT ASSIGNMENTS	٠	٠	٠						٠	37
4.	UART PORT ASSIGNMENTS		•						•		٠, -,
5.	UART DATA FORMATS		٠						•		40
6.	BCD REAL TIME CLOCK FORMATS	٠						•			5 -
7.	REAL TIME CLOCK PORT ASSIGNMENTS							•	•		55
9.	BUBBLE COMMAND SUMMARY	•		٠		•		٠	٠	٠	7
9.	NSC810A NO.1 PORT ASSIGNMENTS										ਰ ਹੈ
10.	NSC310A NO.2 PORT ASSIGNMENTS	٠						٠			93
11.	NSC810A NO.3 PORT ASSIGNMENTS							٠			35

### LIST OF FIGURES

1.	Launch and Return Conditions	٠	٠	•	•	14
2.	NSC800 Block Diagram					18
3.	NSC800 Chip Pinout			٠	٠	20
4.	NSC800 Oscillator Circuitry			•		22
5.	Lower Address Latch Circuitry					23
6.	NSC810A Block Diagram	•	•	•		25
7.	NSC810A Chip Pinout	•	٠	٠	•	27
8.	Example of Bit-Set and Bit-Clear Operation	•	٠	•	•	29
9.	Mode Definition Configurations	•		٠		30
10.	Bubble System Component Layout	•			•	33
11.	Bubble System Block Diagram	•	•	•	•	34
12.	Analog-to-Digital Converter Block Diagram .	•	٠	•	•	38
13.	Analog-to-Digital Converter Chip Pinout			•	•	39
14.	256R Ladder Network	•		•	•	41
15.	Ratiometric Equation	•	•	•		42
16.	UART Block Diagram	•	•	•	•	45
17.	UART Chip Pinout	•	•	•		46
18.	UART Transmit and Receive Line Drivers	٠	٠	•	•	51
19.	UART-to-Dumb Terminal RS-232 Interface	•	•			52
20.	Real Time Clock Block Diagram	•		•	•	56
21.	Real Time Clock Chip Pinout	•	•	•	•	57
22.	Real Time Clock Oscillator Circuitry	•	•	•	•	59
23.	Static Ram Chip Pinout					60

24.	Static Ram Truth Table	•	٠	61
25.	EPROM Chip Pinout	•		63
26.	Controller Data, Address, and Control Paths			68
27.	Controller I/O Map	٠	•	69
28.	Controller Component Decoder	•		70
29.	Data Bus Direction Circuitry		٠	71
30.	Controller Memory Map	٠		72
31.	Memory Decode Circuitry	٠	•	73
32.	Controller Interface with the A-to-D Converter	•		74
33.	Controller Wirewrap Board Layout	•	•	76
34.	Polled Operation Command Execution Flowchart .	•	•	82
35.	Polled Operation Data Transfer Flowchart	٠		83
36.	Interrupt Register Format	•	•	85
37.	Mode Definition Register Byte Assignments	•	•	90
38.	A and C Port Strobed Mode Configurations	•	•	91
39.	Real Time Clock Timer Modes	٠		93
40.	NSC810A Square Wave Output			94

### AUKNOWLEDGMENT

I wish here to express my thanks to John Glenn and David Rigmaiden for their technical support. I also would like to thank Mike Reid for his help in thesis documentation.

### I. BACKGROUND AND INTRODUCTION

### A. GETAWAY SPECIAL (GAS) PROGRAM

The Space Shuttle transportation system further opens the frontier of space for educational, scientific, and industrial purposes. This is the result of a relatively low cost space vehicle and its variable payload. In 1976 NASA responded to the needs of the scientific, educational and industrial community, and established the Get Away Special (GAS) program. Under this program, free space in the shuttle's cargo bay, following the scheduling of primary payloads, is assigned to self-contained GAS experiments, thus increasing the number of government and civilian experiments possible. Hopefully, the knowledge gained will be applicable to future GAS projects.

### B. WHAT PROMPTED SPACE PROJECT

On early missions, Space Shuttle cargo bay experiments were plagued by minor crystalline and circuit board breakage. The causes of this damage were not positively identified and were attributed to factors ranging from low frequency structural resonance in the cargo bay to outgassing through cargo bay vents during launch. In an attempt to further isolate the causes of this breakage, the GAS experiment, which this controller supports, will collect

acoustic data near a suspect vent during launch. In order to establish a baseline for later analysis, a sound signature of the shuttle bay will be taken prior to launch. The controller will insure that these measurements and other events are performed in the correct sequence.

### C. GENERAL REQUIREMENTS OF GAS EXPERIMENT

The GAS general requirements, as described in the <u>Get</u>

<u>Away Special (GAS) Small Self-Contained Payloads</u>

<u>Experimenter Handbook (Ref. 2) will be expanded upon in the following discussion. The requirements concern the three functional areas: self containment, safety, and shuttle environment.</u>

GAS experiments must deliver their own power within the enclosure provided. This self containment necessitates some type of internal power distribution and a minimum of power consumption. All system control during the lifetime of the experiment is also provided inside the GAS container. Experiment initiation is the only exception. Any data retrieval and storage must be done within the container.


All components utilized in the experiment must be of safe construction and not pose any risk of damaging the shuttle or any other experiment. The controller can actually improve experiment safety by identifying possible electrical faults and isolating them.

An understanding of the shuttle environment is necessary to ensure proper system component utilization and construc-The environmental effects during launch and return can be grouped into four general areas: acoustics, random vibration, acceleration and temperature. As reported in the Experimenter's Handbook, the primary environmental effects to be considered are random vibration and acceleration. These launch and return conditions are presented in Figure Thermal considerations are of lesser importance, due to enclosure insulation and the short duration of the experiment, but are worthy of mention. Temperature can have an effect if component tolerances are excessively temperature dependent. One heat source to consider is the shuttle bay environment while the experiment is waiting for launch and during the flight. Another heat source is the temperature due to controller system power dissipation. The system's primary CMOS construction renders this less important.

### D. UNIQUE REQUIREMENTS ASSOCIATED WITH EXPERIMENT

First and foremost is the requirement of self sufficiency. The controller's central processor must have the capacity to control all aspects of system operation. As was mentioned in the previous chapter, the power requirements of the experiment must be contained within the enclosure provided. With a limited amount of room to hold overall system power, a number of unique approaches must be incorporated.

# SHUTTLE ENVIRONMENT RANDOM



Accelerations
Quani-Steady State
Limit Load Factors

Across Container Arks = +6.0 g/sAbong Container Arks = +10.0 g/s

Overall Root Mean Squared Random Vilration Level is 12.9 g's Figure 1. Launch and Return Conditions

The most obvious power saving technique is the use of CMOS devices wherever possible. Therefore, the microprocessor used for the controller and its supporting components should be of CMOS type. Next, by reducing the clock frequency, the power dissipated in the system will be reduced proportionally. The use of power-down features can also significantly reduce system power consumption. With the inclusion of a power-down operation, a real time reference is required to ensure that the system is powered up at the right moment.

The need for multiple unit control is apparent in the GAS experiment. With all system controls internal, the jobs of experiment initiation, system status and record keeping fall on the microprocessor and its supporting components. A real time clock is necessary to turn devices on and off at specific instances, and to control the duration of the experiment. Multiple unit control also means multiple paths to and from various components. These multiple paths equate to an extended number of input and output ports on the controller microprocessor system. An analog-to-digital interface must be available to monitor system functions such as temperature and bus voltage. The number of sensors monitored determine the number of channels utilized.

Finally the question of reliability must be looked at.

With the experiment controlled completely within the GAS canister, some degree of feedback is required to insure that the system is operating properly. For instance, when an

experiment is powered up, indications to that effect should be returned to the microprocessor. Error detection and correction should also be addressed.

### II. HARDWARE SELECTION

### A. MICROPROCESSOR SYSTEM

### 1. NSC800

Controller operation is based on the National Semiconductor's NSC800 family. The NSC800's block diagram is provided in Figure 2. The following discussion is a summary of the features that made this selection attractive. More detailed information on the NSC800's operation is found in the associated data sheet [Ref. 3]. The first advantage in using this microprocessor is its CMOS construction. As previously mentioned, the environment in which the controller will be operating necessitates low power usage. Another feature that makes the NSC800 a viable microprocessor for the controller is the Z-80 instruction set it supports. The lab environment available during the initial phases of the space project also support Z-80 and 8080 development. The natural question to ask is, "Why not simply use a Zilog Z-80 chip?" The CMOS version of the Zilog Z-80 chip was not available during the initial design phase of the project. Like the Intel 8085, the National NSC800 microprocessor also has the ability to multiplex the address/data bus. Although the NSC800 is an 8-bit processor, an effective 16-bit address can be achieved. The 16-bit address is formed by multiplexing the lower address lines (A0-A7), latching them




Figure 2. NSC800 Block Diagram

externally, and combining them with the upper nonmultiplexed address buss (A8-A15). This equates to an address space of 64K. The power supplied to the NSC800 does
not have to be excessively regulated. The microprocessor
can operate with a voltage ranging from 2.4 to 6.0 volts.
This experiment will use a nominal voltage supply of 5.0
volts. However, there are tradeoffs that occur if voltage
is maintained at the minimum of 2.4 volts. While a savings
of power will occur, the maximum clock frequency of the
NSC800 will be limited to 500 KHz. The operational frequency selected for the controller is 4 MHz, which yields an
internal instruction cycle of 1.0 microseconds. The extended I/O requirements imposed and the capability of addressing up to 256 I/O devices make this microprocessor
appealing.

A pin level view of the NSC800 follows. The NSC800 chip pinout is detailed in Figure 3. Through this exploration of the microprocessor, a better understanding of overall controller operation will be achieved. The first 8 pins of the NSC800 make up the upper byte for memory addressing (A8-A15). During I/O operations this byte replicates the lower address byte (A0-A7). This is the reason why memory can be addressed up to 65536 bytes and I/O can only be addressed up to 256. Next is pin 9, the clock output. This provides a system time reference and operates at one half the input


0 (0)				40		V
A(8)				40		Ycc
A(9)		2		39	- multiple and the second	/PS
A(10)		3		38		/WAIT
A(11)		4		37		RESET OUT
A(12)		5	196	36		/BREQ
A(13)		6		35		/BACK
A(14)		7		34		IO or /M
A(15)		8		33		/RESET IN
CLK		9		32		/RD
XOUT		10		31		/¥R
XIN		11		30		ALE
AD(0)		12		29		SO
AD(1)		13		28		/RFSH
AD(2)		14		27		S1
AD(3)	adding specific per district a sung sugar	15		26		/INTA
AD (4)		16		25		/INTR
AD(5)		17		24		/RSTC
AD(6)		18		23		/RSTB
AD (7)		19		22		/RSTA
GND		20		21		/NMI
				CORNER AND ADDRESS CONTRACTOR		

Figure 3. NSC800 Chip Pinout

clock frequency. In this application the clock output will be 2 MHz. The XOUT and XIN pins are used for frequency input to the NSC800. The circuit interface between the 4MHz crystal and the NSC800 is provided in Figure 4. The next 8 pins make up the lower address/data bus. As previously discussed, this bus is multiplexed. The lower byte is formed by first putting the lower address on the bus. The address lines are then latched to the bus through external circuitry and the Address Latch Enable (ALE) line. This circuit is described in Figure 5. Pins 21 through 26 are the NSC800's interrupt control lines. The interrupts are both mask and non-maskable and allow a varied degree of control. NSC800 status (S0 and S1) is provided on pins 27 and 29. Table 1 demonstrates the relationship between the status bits and system operation. The microprocessor also has the capabil

TABLE 1. STATUS	ВІ	TS	AN	D	SYS	TEM	OPE	ERAT	ГІС	N
OPERATION		<u> </u>		<u>s</u> .	1	1071	1	<u>_RD</u>		<u> WR</u>
	- 1		- 1		- :		i		- 1	
OPCODE FETCH	- ;	1	- 1	1	- 1	0	;	0	- 1	1
MEMORY WRITE	- 1	1	- 1	0	- 1	0	- 1	1		0
MEMORY READ	1	0	- 1	1	- :	0	- 1	0	- !	1
I/O WRITE	1	1	- 1	0	- 1	1	- 1	1	- 1	0
I/O READ	;	0	1	1	- 1	1	- 1	0	- 1	1
INTERNAL OPS	1	0	- 1	1	- 1	0	- 1	1	1	1
INTERRUPT ACK	- 1	1	- 1	1	1	0	- 1	1	- 1	1
HALT	-	0	- 1	0	1	0	1	0	- 1	1

ity of being reset through pin 33. An output reset for supporting external peripherals is provided on pin 37. The question ,"Is data going to memory or I/O?" can be answered with pin 34, the IO/M select line. Additional lines include






Figure 5. Lower Address Latch Circuitry

read, write and chip ground. For I/O operations, which might last longer than the I/O hold time, there is a microprocessor wait (/WAIT) on pin 38. This will allow additional t states to occur, until it is deactivated. Some features not utilized in this configuration are DMA, memory refresh, and power-down.

There are a number of tradeoffs which have to be addressed when selecting which features of the NSC800 will be used and which ones will not be used. Some of these have already been discussed. Other tradeoffs occur in the use of dynamic or static RAM. By using static RAM, less power will be required for memory storage operations. One problem associated with static RAM is its larger package size compared to similar dynamic RAM. Tradeoffs also must be reckoned with in not utilizing DMA in the controller design. Although overall system design is simplified, flexibility is reduced because certain polled operations tie up the microprocessor.

### 2. NSC810A

The NSC810 RAM-I/O-Timer is chosen for system I/O control as well as some controller clock and timer requirements. Specific information on the NSC810A RAM-I/O-Timer is found in the associated data sheet [Ref. 4]. The NSC810A system block diagram is provided in Figure 6. This is the natural choice since it belongs to the NSC800 family.




Figure 6. NSC810A Block Diagram

Another favorable feature is its CMOS construction. As is the case with the NSC800 microprocessor, a wide range of input voltage is acceptable to the chip. The range is 2.4 to 6.0 volts. Extended control of I/O is available through three programmable ports. Specific information on these ports will be presented in a following chapter. A very broad range of programmable clock and timer modes is an additional feature that makes this choice very interesting.

A review of some of the pin level aspects of the NSC810 follow. The NSC810A chip pinout is provided in Figure 7. Many of the pin assignments, similar in nature to the NSC800, will not be discussed. The NSC810 ports are found on pins 21 through 39 and pins 1,2 and 5. These ports are broken up into three groups labeled A, B and C. The first is Port A. Port A is the most versatile of the three and can be set up for basic input/output operations or one of three strobed modes. Port B can only be used in a basic input/output mode. The final subsection is port C. This port plays a triple role. It can be set up for basic I/O, or can be used to support handshaking when port A is set up for strobed operation, or can provide a programmable timer output. The C port provides the second NSC810 programmable clock/timer output (T1) available on the NSC810. The primary NSC810 programmable timer/clock output, pin 6, is called "TO". This is the main clock output from the NSC810.




Figure 7. NSC810A Chip Pinout

Both clock outputs can be set up in one of six modes of operation. The NSC810 also has an I/O Timer and Memory arbitrator (IOT or M) at pin 7. This line allows selection of either the chip's timer function or memory on the NSC810. Each NSC810 has 1024 bits of static RAM.

The NSC810 ports are used to control associated external equipment. These ports have three programmable port assignment features: port bit manipulation, port mode assignment, and input or output assignment. The individual port bits can be manipulated with the bit-set and bit-clear functions. As the names imply, the bit-set operation will set a selected bit to a logic level of "1" and the bit-clear function will clear a selected bit to "0". The actual bit in the port that is acted upon is identified by an input mask. An example of the bit-set and clear operation is provided in Figure 8. Next there is the port mode assignment. This takes place in the mode definition register. The four assignments that can be selected are basic I/O, strobed input, strobed output, and strobed output with a tri-state feature. Handshaking is found in the strobed modes. If connected to smart peripherals, the handshaking capability might free up microprocessor operation by not having to continually check a port for status information. The mode definition register configurations are provided in Figure 9. The data direction register determines whether a port is set up as an input or as an output. By selecting the data direction register for

BIT - CLEAR A2, A4	0 0 0 0 0 0 0	0 0 0 1 0 1 0 0	1 1 1 1 1 1 0 0 0 1 1 1 1 0 0 0
BIT - SET A1, A3, A5	0 0 0 0 1 1 0 0	0 0 1 0 1 0 1 0	1 1 0 1 1 1 1 0 0
OPERATION	ADDRESS	DATA	PORT OUTPUT BEFORE AFTER

Example of Bit-Set and Bit-Clear Operation Figure 8.

MODE 0 - BASIC 1/0

1 - STROBED MODE INPUT

MODE 2 - STROBED MODE OUTPUT (ACTIVE)

MODE 3 - STROBED MODE OUTPUT (TRI-STATE)

Figure 9. Mode Definition Configurations

a particular port and inputting a "1" or "0", it will be set up as an output or input respectively.

Programmable timer and clock operations on the NSC810, are very versatile. The clock is actually a 16-bit up down counter and can be used in any one of six different modes. The six modes of operation range from using it as an event counter to providing a square wave output. The controller will use the square wave output. To control the duration of the square wave clock period, a modulus register is used along with a prescale function if desired. A start and stop clock function is also available.

### B. BUBBLE MEMORY

Before going into specific details of the bubble memory device used with the controller, a brief overview of bubble memory fundamentals is in order. The bubble memory system used on the controller functions somewhat like a disk drive and has a capacity of 1 Mbits. That equates to 128K of 8 bit words or bytes. Memory is divided up into blocks or pages. Each page in memory comprises 64 bytes. Over two thousand pages of memory are available on the bubble memory chip. Non-volatility is a unique feature of the bubble memory system. When the system is powered down, either on purpose or by system failure, bubble memory data will not be lost. The power supplied must satisfy certain decay rate conditions in order to ensure the non-volatile nature of the


bubble memory. The 5 volt source must have a decay rate of at least 1.1 volts per millisecond and the 12 volt supply must have a decay rate of at least .45 volts per millisecond. Specific information on bubble memory operation is provided in the <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u> (Ref. 51. The bubble memory system component layout and block diagram are provided in Figures 10 and 11. These diagrams will provide information on system interaction and the bubble-to-controller interface.

After the bubble memory system is selected one of two sets of registers is available. These two registers are chosen with the lower address bus' A0 line as shown in the bubble memory system's port diagram in Table 2. When the A0

TABLE 2. BUBBLE MEMORY PORT ASSIGNMENTS

Address (Hex)	Read (R)/ Write (W)	Assignment
8 <b>0</b> 81		BMC Register Selection A0 = 0 : BMC FIFO Selection A0 = 1 : Command Register, Status Register, or Register Address Counter Selected

line is at a logic "0" level, the FIFO or parametric registers can be written to. The parametric registers tell the bubble memory system how large a data block to be sent and at what area in bubble memory it will begin. When the A0 line is at a logic level of "1" the command register, status






Figure 11. Bubble System Block Diagram

register, or the register address counter are used in bubble memory system operations. Seven of the bidirectional data lines are used to transfer information to and from the bubble memory system. The eighth data line, D8, it selected, is used for parity checking. The bubble memory utilizes only an odd parity check option. There are a number of options not utilized on this particular bubble memory system. The first feature not utilized is Direct Memory Access or DMA. Because of this, the DMA acknowledge pin will be tied to a high logic level. Interrupt is another data transfer mode available but not used for this bubble memory system. Although the microprocessor might be freed up to perform other tasks if the data transfer interrupt feature is used, overall controller system complexity would increase. In this controller system application, the bubble memory operates exclusively as a polled device. Another pin not used in this controller configuration is the 7472 chip select line. With single bubble memory applications this line is tied to a low logic level. If a multiple bubble memory system were utilized, this line would be manipulated to control the byte size going into the bubble memory.

Special power down requirements, besides that of the decay rate of the power supply, have to be addressed. The bubble memory device will be powered down when not in use. Although the bubble memory has an initialization time of up to 160 msec, the duty cycle of writing to the bubble will

not be exceeded. Since the bubble memory will be by far the greatest source of power dissipation in the controller system, it will be turned off when not in use.

### C. ANALOG-TO-DIGITAL CONVERTER

The controller's analog-to-digital converter has a number of features that make it attractive. The National Semiconductor ADC0816 Single Chip Acquisition System is an 8-bit microprocessor-compatible analog-to-digital converter with 16 channels of analog input. These voltage channel inputs are selected through a local multiplexer that utilizes 4 outside address lines labeled A through D. The actual port assignments associated with the various A-to-D channels is presented in Table 3. A block diagram and pin level discussion of the converter is provided in Figures 12 and 13. This should help in the following description of the converter operation.

The converter's CMOS construction is the first important feature, since low power dissipation is important. Secondly, the converter can handle up to 16 channels of analog data. This feature should more than compensate for the anticipated growth that will occur in the experiment that this controller supports. The converter uses a successive approximation technique for conversion. The approximation

TABLE 3. A-TO-D CONVERTER PORT ASSIGNMENTS

	Read (R)/				
Address (Hex)	: Write (W)		Assignme	ent	
	t f	- 1			
ΕØ	1	- 1	Channel	#	0
E1	1 1	- 1	Channel	#	1
E2	1	1	Channel	#	2
E3	1	1	Channel	#	3
E 4	1	1	Channel	#	4
E5	1	- 1	Channel	#	5
E6	1	1	Channel	#	6
E7	1	- 1	Channel	#	7
E8	1		Channel	#	8
E9	1	- 1	Channel	#	9
EΑ	1	- 1	Channel	#	10
EB	1	- 1	Channel	#	1.1
EC	1 8	5	Channel	#	12
ED	1	1	Channel	#	13
EE	1	1	Channel	#	14
EF	1	- 1	Channel	#	15





Figure 12. Analog-to-Digital Converter Block Diagram

	ţ		-		1	
IN(3)		1		40		IN(2)
IN(4)		2		39		IN(1)
IN(5)		3		38		IN(0)
IN(6)		4		37		EXP CONT
IN(7)		5	ADC0816	36		A
IN18)		6	SINGLE CHIP DATA	35		В
IN(9)		7	ACQUISITION	34		C
IN(10)		8	HATEYS	33		D
IN(11)		9		32		ALE
IN(12)		10		31		D171 MSD
IN(13)		11		30		D(6)
IN (14)		12		29		D(5)
EOC		13		28		D(4)
IN(15)		14		27		D(3)
COMMON		15		26		D(2)
START		16		25		D(1)
Ycc		17		24		DIO) LSD
COMP IN		18		23		REF(-)
REF(+)		19		22		CFOCK
GND		20		21		TRI-STATE

Figure 13. Analog-to-Digital Converter Chip Pinout

technique is divided into three areas: a 256R ladder network, a successive approximation register and a comparator. The 256R ladder network and successive approximation register work together to determine the channel voltage input. The input voltage is compared to the voltage in the ladder eight times to determine the voltage on the channel. actual tree structure utilized is shown in Figure 14. A chopper-stabilized comparator is used in the converter. The input DC voltage is converted to an AC signal, this signal is then passed through a high gain AC amplifier and the DC level is restored. Why convert a DC input to AC, and then back as DC? This technique removes a DC component in the input signal which causes drift. By removing this drift component the converter is less affected by temperature fluctuations and long term drift. The analog-to-digital converter will be used for ratiometric purposes in this application. The voltage being measured can be represented as a percentage of a full scale value. The voltage on the Ato-D channel can be described by the equation in Figure 15. Some of the most favorable A/D conversion techniques are packaged together in this conversion process. These combine to make this converter highly accurate, repeatable, very tolerant of temperature variation, and extremely fast. The typical conversion time of this converter is 100



	VIN			X	
V fs	_	V Z	D MAX	_	MIN
VIN	Ξ	INPUT VOLTAGE	INTO TH	E A-TO-D	CONVERTER
Vfs	Ξ	FULL-SCALE VO	LTAGE		
V z	Ξ	ZERO VOLTAGE			
X	Ξ	VALUE BEING M	EASURED		
D MAX	Ξ	MAX VALUE LIM	IT		
MIN	=	MIN VALUE LIM	IT		

Figure 15. Ratiometric Equation

microseconds. Specific information on chip operation is provided in the National Semiconductor's ADC0816 component data sheet [Ref. 6].

#### D. UART

With a controller-to-"dumb" terminal interface comes a need to control its inherent asynchronous serial data path. To manage this, some type of serial to parallel device must be used. A number of options were investigated. The first of which is using the NSC800's microprocessor serial input. External serial data would be input directly into the controller system through the NSC800. One problem associated with this procedure is the excessive work load the NSC800 would incur to control this input. The next alternative investigated uses a specialized Universal Asynchronous Receiver Transreceiver (UART) and an external baudrate generator to handle the receive and transmit functions. The UART's receiver converts serial channel data to a parallel data format compatible with the controller's internal data bus. The UART can also transmit parallel data that comes off of the controller's system data bus to an external serial data line. The selection of receive and transmit operation is handled by the controller's NSC800 microprocessor. The UART ports that are affected by this selection are shown in Table 4. A middle ground design was eventually utilized. This design uses an external IM6402 Intersil UART and


generates the clock for transmitter and receiver operation on one of the NSC810 chips. The Intersil IM6402 UART data sheet [Ref. 7] contains specific information on chip operation. A system block and pin diagram are provided in

TABLE 4. UART PORT ASSIGNMENTS

Address (Hex)	Read (R)/ Write (W)	Assignment
ΑØ		: UART Data
A1 - BF	) 	*** NOT USED ***
CØ		: UART Status
C1 - CF		*** NOT USED ***

Figures 16 and 17.

A number of features make the selection of Intersil's UART feasible for the controller. The first is its CMOS construction. Secondly, the Intersil UART is compatible with the industry standard for IM6402. This allows it to be easily connected to any number of available "dumb" terminals or microcomputers. The UART also has the capability of being programmed in a number of different data formats. This programmable feature allows it to be interfaced in a number of different serial data environments. The following discussion, on the UART's operation, will be broken up into six areas: receiver operation, transmitter operation, status, control, setup, and clock specifications.



Vcc N/C GND RRD RBR 18) RBR 15) RBR 15) RBR 13) RBR 12) RBR 11) PE FE OE SFD RRC /DRR DR	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	IMG402 Universal Asynchronous Receiver Transmitter (UART)	40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21	TRC EPE CLS1 CLS2 SBS PI CRL TBR(8) TBR(7) TBR(6) TBR(5) TBR(4) TBR(3) TBR(1) TRR(1) TRO TRE /TBRL TBRE
RRI	20		21	HR HR

Figure 17. UART Chip Pinout

In receiver operation, external asynchronous serial data is brought into the UART, its format is changed, and then the message is sent over the controller's parallel data bus to the NSC800. Following is a description of receiver operation at the pin level. Pin 4 on the UART is the Receiver Register Disabled (RRD) line. This line controls the Receiver Register Holding Register outputs by bringing them to a high impedance state. Serial data enters the UART through the Receiver Register Input (RRI), pin 20. After the data enters, it is sent to the Receiver Buffer Register (RBR) on the UART. A signal on the Data Received (DR) line, pin 19, indicates that the data is in the buffer.

The UART's transmitter takes data in from the controller's parallel data bus, changes its format, and then transmits the message out. There are a number of lines on the UART dedicated to transmit operations. The following discussion will look at most of them. An indication, that the transmitter buffer is ready for new data is provided on the Transmitter Buffer Register Ready (TBRE) line, pin. 22. The Transmitter Buffer Register Load (/TBRL) line, pin 23, is used to bring parallel data into the UART. This data is brought into the Transmit Buffer Registers (TBR), pins 26-33. Data is eventually transmitted out of the Transmitter Register Output (TRO), pin 25. The Transmitter Register Empty (TRE) line, pin 24, gives an indication that data transmission is complete.

The user interface is greatly simplified by status indications available on Intersil's UART. Besides the transmit and receive status indications, other status signals include the Parity Error (PE), Framing Error (FE), and Overrun Error (OE). Parity error is an indication that the received message has incorrect bits. Either the parity bit or another bit in the transmission is in error. If the first stop bit in the transmission is in error a framing error occurs. The overrun error indicates that a data received indication has not been received before the last character was sent to the receiver buffer registers.

Three control signals the UART uses are Status Flag
Disable (SFD), Master Reset (MR), and Control Register Load
(CRL). The Status Flag Disable places all status outputs in
a high impedance state, thus removing them from the bus.
The Control Register Load is used to load the system's particular operating environment. This environment or setup
information will be described later. Finally, every time
the UART is powered up, the Master Reset is used to return
the UART to a known state for programming purposes.

The UART can be used in wide variety of formats. These formats are displayed in Table 5 [Ref.8]. The actual setup utilized depends on the choise of Parity Inhibit (PI), Stop Bit Select (SBS), Character Select Length (CLS1 and CLS2) and Even Parity Enable (EPE). The Parity Inhibit line is used to stop parity checking when a data byte is received

TABLE 5. UART DATA FORMATS

STOP BITIES		-	1.5	-	1.5	_	1.5	-	2	-	2	_	2	_	2		2	-	2	_	2	-	13	-	2
PARITY RIT		000	000	EVEN	EVEN	DISABLED	DISABLED	000	000	EVER	EVEN	DISABLED	DISABLED	000	000	EVEN	EVEN	DISABLED	DISABLED	000	000	EVEN	EVEN	DISABLED	DISABLED
OATA BITE	210 8180	5	2	9	5	5	S.	φ	9	9	9	9	9	7	7	7	7	7	7	æ	83	æ	æ	8	æ
	SBS	_	I	١	I		I		I	_1		_	I		I	~	I		ï		I	٠.	7:	1	Ξ
RD	EPE	_	٦	Ξ	I	×	×			Ι	I	×	×	_	ب	I	I	×	×	_	_	ï	I	×	×
CONTROL WORD	ã	7		٦	٦	ï	I	٦	_		_	I	I		ب.	_	_	Ι	I			٦		I	I
000	CLS1				ر			Ι	I	I	I	r	I		ب		۔۔۔			I	I	I	ı	I	Ξ
	CLS2		۔		ر	ب		ر		ر		1	۔	Ξ	I	I	r	r	ı	I	r	I	I	r	I

and parity generation when transmitting a word. If it is desirable to check parity, the Even Parity Enable line is used to check either odd or even parity. The Stop Bit Select and Character Length Select lines allow the UART to interface to a variety of transmitted word lengths and formats.

The clock signal which the UART uses, comes from one of the controller's NSC810s. This signal is 16 times the desired transmit and receive rate. The UART has the capability of operating at baud rates in excess of 200K if provided with a clocking signal in the range of 4 MHz. This particular system is designed for 9600 baud. The required clocking for this rate is a little over 150 KHz. A baud rate of 9600 is selected because it supports the "dumb" terminal used with the system. This rate also supports a variety of industry standard "dumb" terminal emulation communication packages.

The data path between the UART and "dumb" terminal has to be determined. The industry standard RS-232-C 25 pin interconnection is used to interface the two units. The line drivers shown in Figure 18 are used on the UART's serial transmit output and receive input. The connection uses a three wire cable and is shown in Figure 19. The three lines are Transmitted Data, Received Data, and Signal Ground.




Figure 18. UART Transmit and Receive Line Drivers

### E. REAL TIME CLOCK

With a requirement to initiate experiments at a particular time, some type of microprocessor compatible real time clock is required. The National Semiconductor MM58167A Microprocessor Real Time Clock is used. Specific information on the real time clock is provided in the associated data sheet [Ref. 9]. As with most of the other components on the controller, it is CMOS in construction. Some other

		Terminal	Equipment		
	3	2			
	Transmit Data	Receive Data	System Ground		
:	2	3			-
		Controller	UART		

UART-to-Dumb Terminal RS-232 Interface Figure 19.

clock features are presented in the following discussion, Month to thousandths of a second information is provided by this clock. With a local four year calendar, the clock can be used for very long term applications. A power-down feature allows it to be disabled from the rest of the system for low power operations. The clock counter is divided into two 4-bit Binary Coded Decimal (BCD) digits. During each read and write operation the two digits can be accessed. The BCD real time clock format is provided in Table 6 [Ref. 10]. The chip has an alarm clock feature which can be preprogrammed. This is needed for timed experiment initiation. The clock can also be programmed to give a periodic signal output with its variable interrupt control features. The variety of available programmable functions are seen on the port diagram in Table 7. There is a status check available to ensure that clock rollover has not occurred during a real time fetch.


A block and pin diagram are provided in Figures 20 and 21 respectively. These diagrams, along with the following discussion, should clarify clock operation. Along with the standard lines, such as Chip Select (/CS), Power (Vdd), Ground (Vss), and Read (/RD) and Write (/WR) are some lines unique to the clock's operation. The first of which is the Ready (RDY) line, pin 4, which indicates that the data requested is now valid to be read. The Oscillator Input (OSC)

TABLE 6. BCD REAL TIME CLOCK FORMATS

		UNITS	TS		MAX USED		TENS	SZ		MAX USED
COUNTER ADDRESSED	00	D1	D2	D3	BCD CODE	D4	D5	90	D7	BCD CODE
Ten Thousandths of a Second	0	0	0	0	0	0/1	0/1	0/1	0/1	6
Tenths and Hundredths of Seconds	9/	0/1	0/1	0/1	6	0/1	0/1	0/1	0/1	6
Seconds	0/1	0/1	0/1	0/1	6	0/1	0/1	0/1	0	2
Minutes	0/1	0/1	0/1	0/1	6	0/1	0/1	0/1	0	2
Hours	0/1	0/1	0/1	0/1	6	0/1	0/1	0	0	2
Day of the Week	0/1	0/1	0/1	0	7	0	0	0	0	0
Day of the Month	0/1	0/1	0/1	0/1	6	0/1	0/1	0	0	С
Month	0/1	0/1	0/1	0/1	6	0/1	0	0	0	

# TABLE 7. REAL TIME CLOCK PORT ASSIGNMENT

	Read (R)/	
Address (Hex) :	Write (W) :	Assignment
60		Counter - Ten thousandths of a second
61		Counter - Hundreths and tenths of a second
62 :		Counter - Seconds
63 :		Counter - Minutes
64 :	1	Counter - Hours
65 :	1	Counter - Day of week
66 :		Counter - Day of month
67 :		Counter - Month
68 :		RAM - Ten thousandths
;		of a second
69		RAM - Hundreths and tenths of a second
6 A		RAM - Seconds
6B :		RAM - Minutes
6C :		RAM - Hours
6D :		RAM - Day of Week
6E :		RAM - Day of Month
6F		Ram - Months
70		Interrupt Status Register
71		Interrupt Control Register
72 :		Counter Reset
73 :	1	RAM Reset
74		Status Bit
75		Go Command
76		Standby Interrupt
77 - 7E		*** NOT USED ***
7F		Test Mode






Figure 21. Real Time Clock Chip Pinout

IN), pin 10, and its accompanying output (OSC OUT), pin 11, are used in the crystal oscillator circuitry shown in Figure 22. An Interrupt Output (INT OUT) at pin 13 is programmed to provide eight different intervals of output. The final pin unique to the real time clock is the Standby Interrupt (/STBY INT OUT) line. This is the only line enabled during low power operations. All other outputs are driven to a high impedance state during low power operations.

### F. STATIC RAM

The Hitachi HM6116P-2 2048-word x 8-bit High Speed Static CMOS RAM is chosen for two reasons. First, it can be integrated into the controller system very easily because no refresh requirements have to be addressed. Secondly, it supports very low power operation. If dynamic RAM is chosen, the package size for a certain amount of memory will be smaller, but the power dissipation incurred will be greater than if static RAM is chosen. The controller will have 8K of local static RAM. It will be used as a buffer space while accumulating enough data for a bubble memory write. It will also be used as working space for the controller's NSC800. The associated pin diagram of the HM6116P-2 is provided in Figure 23. A truth table of RAM read and write operations is provided in Figure 24. Specific information on RAM operation is provided in the Hitachi IC memory data sheet [Ref. 11].




Figure 22. Real Time Clock Oscillator Circuitry




Figure 23. Static RAM Chip Pinout

				×
			<del></del>	·
10 		=		×
[2]		1		===
M0DF	READ	WRITE (1)	WRITE (2)	NOT SELECTED

Figure 24. Static Ram Truth Table

### G. EPROM UTILIZATION

The drivers for operation are resident in four Intel 2732A 32K (4Kx8) UV Erasable PROMs. Specific details on the EPROM are provided in the associated data sheet [Ref. 12]. EPROMs are chosen over ROMs primarily because program development time is shorter and development costs are lower. The 12K bytes of EPROM memory is considered an adequate amount for resident memory requirements. The pin diagram of the EPROM is provided in Figure 25. The Intel 2732A also features a low power standby mode.




Figure 25. EPROM Chip Pinout

### III. LANGUAGE SELECTION

A number of factors have to be evaluated before the programming language is selected. Some of the considerations that must be addressed are longevity of the project, extended I/O control, real-time control, and memory space availability. The question of longevity, short or long term use, must be answered to determine if the language will require much maintenance and growth during its lifetime. A short term project can be written in a very inflexible manner, and overall performance will not be overly affected. On the other hand, if the duration of the project is over a number of years a great amount of flexibility and growth potential must be built in. The environment in which the controller will be operating is fairly well defined and short The controller, as was earlier stated, will have a great deal of I/O control. The experiments the controller will be controlling fall into two general categories: systems with no local logic and systems with local logic and handshaking capability. With a well defined operating environment to work in and a project driven with sequential real time control, controller programming can be fairly rigid and well contained. This well defined environment can be resident in a small amount of memory. While a high level language is well suited for programming in a general purpose

environment, it tends to have large memory requirements. On the other hand, very specific tasking and a great deal of machine level control, make an assembly level approach more feasible. This approach is appropriate if the code size is not excessively large. In assembly language programs, the code tends to be more optimized, further reducing memory usage. It was against this backdrop that the Z-80 and 8080 assembly languages were chosen for controller drivers. All system drivers are written at the assembly level. In the future, overall system control will be written in a compiled higher level language. A majority of programming is done in Z80 rather than 8080 assembly because it has a number of enhanced features. Some of these included code that performs more functions than similar 8080 code and more diverse I/O instructions.


## IV. CONTROLLER SYSTEM DESIGN

Now that the components that make up the system have been presented, the way in which they work together will be developed next. A short recapitulation of the requirements that the overall design should satisfy will be presented.

Small size and low power dissipation are physical constraints. The small size necessitates that a small compact design be developed. The requirement of low power dictates that low power chips be utilized.

The controller is almost 100 percent CMOS in construc-There are also some additional benefits associated with the use of CMOS devices. One being a higher degree of noise immunity than TTL circuitry. This is evident in the varying power environment in which the CMOS chips can operate. Another advantage of CMOS is in its ability to be common-bussed. This bussing arrangement is allowed because three-state transmission gates are provided on most CMOS devices. With almost all CMOS components the problem of compatibility among chips is minimized. Overall system loading is reduced due to the CMOS design and the requirement for bus drivers is minimized. Although there are a number of benefits associated with CMOS construction, some precautions associated with their use have to be looked at. Since unstable operation may be observed if an unused input to the

CMOS device is left open, it should be tied to either a high or low logic level depending on circuit requirements. main power dissipator in the controller, the bubble memory storage device, is the primary non-CMOS device present. When the bubble device is not in the actual process of reading or writing it is completely powered down. The primary trade off that this introduces is a 160 millisecond delay at most before the bubble can be written to again. The requirement for extensive port control brings about the inclusion of three NSC810s with their many ports and timer capabilities. A block diagram of the controller's primary component interconnections and their control, data and address bus is provided in Figure 26. The direction of data flow on the controller's data bus is controlled by an octal bus transceiver. A consolidated controller I/O map is provided in Figure 27. The decoder shown in Figure 28 is used to select the various controller components. The controller's decoder and NSC800 provide signals that are used to determine directional flow on the data bus. This circuitry is shown in Figure 29. A total of 8K bytes of RAM and 12K bytes of EPROM will be utilized for controller operation. The controller memory map is provided in Figure 30. The memory decode circuitry is shown in Figure 31.



244 = 74HC244	373 = 74HC373		
810 = NSC810A	800 = NSC800	139 = 74HC139	
AD<7.0>	www A<158>	man Control	A<70>

Controller Data, Address, and Control Paths Figure 26.





Figure 27. Controller I/O Map



Controller Component Decoder

70




Figure 29. Data Bus Direction Circuitry

24575	RAM #4
22527	RAM #3
20479	RAM #2
18431	RAM #1
16383	EPROM #4
12287	EPROM #3
8191	EPROM #2
4095	EPROM #1
0	

Figure 30. Controller Memory Map




Figure 31. Memory Decode Circuitry

# V. GENERAL SYSTEM LAYOUT AND CONSTRUCTION

After ensuring that system components will satisfy controller requirements, their interconnection is made on paper. This procedure takes a number of steps. First an overall and general view of system's interconnections is made. Next comes the more specific task of designing a system layout with pin identification. The controller system layout is provided in Appendix A. Through the layout, the intricacies of component interaction can be observed. One can also observe the underlying outline of the circuit's ultimate construction. The analog-to-digital converter's circuit interface with the controller is shown in Figure 32.





Figure 32. Controller Interface with the A-to-D Converter

Following the paper design the circuit is realized in hard-ware. Specific details, such as chip socket positioning, bus layout, and the utilization of bypass capacitors to remove spikes in the system have to be addressed. A brief description of the building techniques used in the controller's construction follows.

The first situation that has to be evaluated is whether the prototype circuit will be created by a wirewrap or solderless breadboard assembly. Due to the frequency that the controller will be operating, around 4 MHz, the wirewrap option is chosen. This will avoid possible ringing problems associated with breadboards operating at high frequencies. After choosing the wirewrap approach, the actual layout of the components has to be made. An evaluation of the data, address, and control lines among the various chips is made and through layout these path lengths are minimized as much as possible. Space for the RS-232 and other interconnections with external equipment is also identified. The controller wirewrap board layout is provided in Figure 33. The ground and power lines are first routed. In wiring power, the leads are of heavy gauge and as short as possible. The effectiveness of a power supply can be seriously degraded by the resistance in its lead lines between power source and load. The ground lines are also of heavy gauge. Throughout the circuit. .01 microfarad bypass capacitors are used to remove any unwanted current spikes that might be caused by



circuit switching action from totem-pole devices. After wiring is complete, a check of the power and ground leads is made by a continuity test to all applicable chip connections. Next the external power supply is connected to the circuit and all power and ground lines are again checked. In the prototype controller, power is provided through an external power supply. The required decay rates that are needed for proper bubble operation are satisfied. Next the address/data, low address, and high address busses are wirewrapped and checked via a continuity test of all lines. The system control lines are connected and are also checked with a continuity test. The NSC800, a NSC810, a EPROM and one RAM are placed on the controller. The interaction between the NSC800 and EPROM is tested by a short program. This program causes a fetch, the jump instruction is decoded and then two more bytes of memory are fetched. This results in a toggling of the control and memory select lines. This is verified with an oscilloscope. The remaining RAM is added to the circuit along with the UART. The UART is then verified by a short program that takes keyboard inputs, sends them to the controller, and then back to the terminal screen. Now the bubble memory module is added to the controller. Its operation is then verified. The procedure used is provided in following chapters. The real time clock and analog-to-digital converters are then added to the controller.

# VI. SOFTWARE FLOWCHART AND DRIVER DEVELOPMENT

# A. BUBBLE MEMORY CONTROL

After hardware development comes its application. While some components interface quite easily with the microprocessor and only need to be addressed to return an answer, others require a series of operations or drivers to function. The NSC800 to bubble memory system interface is the most complicated one on the controller. The following discussion will look into what is required to initialize the bubble system, read from it, and write to it. A bubble command summary is provided in Table 8 (Ref. 13). This should help in the following driver development. The drivers and the main program calling them are provided in Appendix B. Information on bubble memory programming from the <a href="mailto:BPK\_72">BPK\_72</a>
<a href="mailto:BPK\_72">BUbble Memory Prototype Kit User's Manual [Ref. 14] and a bubble-to-controller software interface [Ref. 15] are used in driver development.</a>

The interface between the bubble and NSC800 microprocessor is heavily dependent on software. The drivers control all aspects of bubble operation. Data is received from the NSC800 microprocessor and is converted into bubble memory commands or command execution parameters. The driver also interprets signals from the bubble indicating that a

TABLE 8. BUBBLE MEMORY COMMAND SUMMARY

Command		Write Bootloop Register Masked	Initialize	Read Bubble Data	Write Bubble Data	Read Seek	Read Bootloop Register	Write Bootloop Register	Write Bootloop	Read FSA Status	Abort	Write Seek	Read Bootloop	Read Corrected Data	Reset FIFO	MBM Purge	Software Reset
	00	0	-	0	¥	0	-	0	-	0	-	0	-	0	-	0	-
	D1	0	0	-	_	0	0	-		0	0	,	-	0	0	-	-
_	D2	0	0	0	0	-	_	<b>—</b>	-	0	0	0	0	-		-	-
	D3	0	0	0	0	0	0	0	0	-				-	-		-

particular operation has been completed or that it has failed. This information is then returned to the NSC800. Bubble driver utilization is multilayered. The upper layer comprises the main program and user interface. A lower layer is divided into a number of specific operations. These operations then call primitive subroutine actions. Some of these primitives include, initializing parametric registers, resetting the FIFO data buffer, writing to bubble memory, and reading bubble data memory. The bubble system has the capability of operating in a polled, DMA or interrupt driven mode. The polled mode is used for this controller application. There are a couple of reasons for this selection. Because the bubble is used to store historical data during the experiment, the rate at which the bubble will be written to and read from is very low. A polled mode more than adequately satisfies controller operation. With no additional hardware required to initiate polled operation, its interface with the microprocessor will be easier. The primary disadvantage associated with polled operation is the excessive time the microprocessor is tied up with the bubble. Data transfer is software controlled. After a command is sent to the bubble, the status register is read continuously. This register determines when data is to be written to or read from the bubble FIFO. All bubble operation is composed of smaller driver primitives. Some of these primitives include abort, purge, FIFO reset and the

read/write commands. Typical polled operation command execution and data transfer routine flowcharts are provided in Figures 34 [Ref. 16] and 35 [Ref. 17]. All commands sent to the bubble utilize similar input and output formats. The main difference is the actual commands sent. Operation is divided into initializing, writing to, or reading from the bubble memory system. Bubble memory initialization is carried out each time it is powered up. In the process of initialization, the following bubble commands are performed: abort, purge, FIFO reset, and read/write to bootloop. In write operations the parametric registers are first written to. This establishes the size of page, that will be written and where in the bubble memory it will be placed. The bubble memory's data write operation is then initiated. Data is taken from a predefined location in RAM memory to the bubble memory system. With the read command, data from the bubble memory is written to a preselected RAM buffer area. Like the write operation, the parametric registers establish the type of transfer that will occur. The actual read bubble data command is then issued.

#### B. REAL TIME CLOCK

The four operations that the real time clock performs are setting time, programming the interrupt, reading time, and setting the alarm output. To set the time, its associated function is called and the user is prompted for the






Figure 34. Polled Operation Command Execution Flowchart



Polled Operation Data Transfer Flowchart Figure 35.

appropriate inputs. These inputs are converted to BCD format and are sent to the appropriate port of the clock. The alarm type function, that the real time clock performs. is similar to the clock set operation. Rather than write to the clock's counter as it does in the time set operation. the alarm is written to the clock's latches or RAM. clock's interrupt output is maskable through the interrupt control register and can be programmed to any of eight possible signals. The interrupt control register regulates which of the bits in the interrupt status register has an output. The interrupt status register has interrupt outputs for tenths of seconds, seconds, minutes, hours, week, day of month, and month. The interrupt control register is written to by calling the interrupt function. After this function is called there is a prompt on the terminal for the desired interrupt cycle. A byte with the desired interrupt bit set to a "1" is then sent to the interrupt control register. The interrupt register format is provided in Figure 36. To read the present time, the program's read time function is invoked. After determining the time, the clock's status bit is checked to see if the clock rolled over during the read. If no roll over occurs the present time is returned. The real time clock also has a power down feature which is invoked by bringing the power down line to a logical 0. The standby interrupt is the only output allowed during power



down and is enabled by writing a 1 on the D0 line when the standby interrupt is selected.

## C. CONFIGURING THE I/O PORTS

The port characteristics of the controller are established on the NSC810s. To aid in the following discussion. the three NSC810 port diagrams are shown in Tables 9, 10 and 11. The ports of the NSC810 can be configured in a number of modes as previously discussed. The A port byte can be configured as basic I/O, strobed mode input, strobed mode output, or strobed mode output with tri-state. The configuration or mode is selected by writing to the mode definition register. The allowable mode definition register assignments and the bytes that select them are provided in Figure 37. The B and C ports are only configured as basic I/O. The C port is also utilized as a programmable timer output or serves as a handshake register when the A port is in the strobed mode. After the port mode is selected, the direction of the port is determined. This selection is made by writing to the Data Direction Register of the port. A "O" at a particular bit location indicates the bit is configured as an input. A "1" in a bit location signifies an output. When the A port is configured in one of the strobed modes the registers of the A and C ports require the configurations shown in Figure 38. The individual bits of the A. B and C ports can be manipulated with their respective bit-set

TABLE 9. NSC310A NO.1 PORT ASSIGNMENT

	Read (R)/	
Address (Hex)	Write (W)	Assignment
00	R/W	: : PA 0-7 (Ext. General Purpose
	N/W	Strobed Input)
Ø 1	R/W	PB 0-4 (UART Control)
2.2	D (1)	PB 5-7 (Available)
02	R/W	PC 0-2 (Power Control) PC 3-5 (A/D Counter Timer)
03		: *** NOT USED ***
04	W	DDR - Port A
05	W	DDR - Port B
06	W	DDR - Port C
07	W	Mode Def Reg
08 09	₩ ₩	Port A (Bit - Clear) Port B (Bit - Clear)
ØA	w w	Port C (Bit - Clear)
ØB	"	*** NOT USED ***
ØC	: W	Port A (Bit - Set)
0D	₩	Port B (Bit - Set)
0E	W	Port C (Bit - Set)
0F		: *** NOT USED *** : Timer 0 (LB) UART Baud Rate
10	1	: Timer 0 (EB) UART Baud Rate
12	! !	: Timer 1 (LB) A/D Clock
13		: Timer 1 (HB) A/D Clock
1 4	: W	: Timer 0 Stop
15	W	Timer 0 Start
16	W	Timer 1 Stop
17 18	: W : R/W	: Timer 1 Start : Timer Mode (0)
19	R/W R/W	Timer Mode (0)
1A - 1F	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	: *** NOT USED ***

TABLE 10. NSC310A NO.2 PORT ASSIGNMENT

Address (Hex)	Read (R)/	Assignment
20	R/W	PA 0-7 (SSDR Strobed Input)
2 1 2 2	R/W R/W	: PB 0-7 (Power Group Input) : PC 0-2 (SSDR Control) : PC 3-5 (Available)
23		: *** NOT USED ***
24 25	₩ ₩	DDR - Port A DDR - Port B
26		DDR - Port C
27	: W	: Mode Def Reg
28	; W	Port A (Bit - Clear)
29	: W	Port B (Bit - Clear)
2A	: W	Port C (Bit - Clear)
2B	1	: *** NOT USED ***
2 C	: W	Port A (Bit - Set)
2D	. ₩	Port B (Bit - Set)
2E 2F	: W	Port C (Bit - Set)
2r 30	1	: *** NOT USED *** : Timer 0 (LB) Power Group
31	1	Minou A (UD) Domais Chair
32	1	Timer 0 (AB) Power Group  Lamber 1 (LB) Available
33		Timer 1 (HB) Available
34	: W	Timer 0 Stop
35	: ω	Timer 0 Start
36	: W	: Timer 1 Stop
37	: W	: Timer 1 Start
38	: R/W	Timer Mode (0)
39	: R/W	Timer Mode (1)
3A - 3F	1	: *** NOT USED ***

TABLE 11. NSC810A NO.3 PORT ASSIGNMENT

	Read (R)/	
Address (Hex)	Write (W)	: Assignment
4.0	5	1 2 2 40000
40	R/W	: PA 0-7 (SSDR Strobed Output
41		: PB 0-7 (Power Group Output
42	R/W	PC 0-2 (SSDR Output)
4.2		PC 3-5 (Available)
43		*** NOT USED ***
44	W	DDR - Port A
45	W	DDR - Port B
46	W	DDR - Port C
47	W	: Mode Def Reg
48	ω	Port A (Bit - Clear)
49	W	Port B (Bit - Clear)
4A	W	Port C (Bit - Clear)
4B		*** NOT USED ***
4C	W	! Port A (Bit - Set)
4D	₩	Port B (Bit - Set)
4E	₩	! Port C (Bit - Set)
4F		: *** NOT USED ***
50		: Timer Ø (LB) Power Group
51		: Timer Ø (HB) Power Group
52	i	: Timer 1 (LB) Available
53		: Timer 1 (HB) Available
54	: W	: Timer 0 Stop
55	W	: Timer 0 Start
56	: W	: Timer 1 Stop
57	₩	: Timer 1 Start
58	: R/W	: Timer Mode (0)
59	R/W	: Timer Mode (1)
5A - 5F		: *** NOT USED ***

3
MEN
SIGNM
HSS
811
4
REGISTI
MOILI
_
400E

0	0		<del></del>	
	×	0		
3 2 1	×	×		
3	×	×	×	×
	×	×	×	×
7 6 5 4	×	×	×	×
9	×	×	×	×
	×	×	×	×
DESCRIPTION	BASIC 1/0	STROBED MODE INPUT	STROBED MODE OUTPUT (ACTIVE)	STROBED MODE OUTPUT (TRI-STATE)
W00E	. 0		7	2

Mode Definition Register Byte Assignment Figure 37.

PORT C LATCH	XXX 1 XX	×××××××××××××××××××××××××××××××××××××××	xxx1xx
PORT C DDR	xxx011	x x × 011	xx x 011
PORT A DOR			00000000
MDR	xxxxx011	xx xx 111 .	xxxxxx01
MODE	STROBED OUTPUT (ACTIVE)	STROBED OUTPUT (TRI-STATE)	STROBED

A and C Port Strobed Mode Configuration Figure 38.

and clear ports. If a "0" is written to the port, no change will occur. If a "1" is written to a particular bit location, the selected operation will occur.

The procedure to set the clock output of the NSC810 follows. First, the timer being configured is stopped by writing a 000 or 111 in the timer mode register. Next the desired clock mode is written to the timer mode register. The six timer modes available are presented in Figure 39. The modulo value for the clock is then written into the modulus register, low byte and then high byte. The selected clock is then started. The mode 5 configuration, square wave clock, is chosen for UART and A/D timing signals. An example of the square wave output and the effect the modulo value has on the signal is provided in Figure 40.

## D. ANALOG-TO-DIGITAL CONVERTER

For a read on the analog-to-digital converter, the particular channel is selected, the microprocessor initiates a delay and then the channel voltage is read.

### E. UART

A description of the drivers for the read and write operations follow. For a keyboard read, the status register of the UART is activated and a check is made to see if a character has been received and transferred to the receiver buffer register. After the character is received, it is

	7	_	
_	≥		
-	_	-	

02	0	0	0				<u> </u>	
	0	0	<del></del>	<del></del>		0	<del></del>	
00	0		0		0	<del></del>	0	<del></del>
DESCRIPTION	TIMER STOP / RESET	EVENT COUNTER	ACCUMULATIVE TIMER	RESTARTABLE TIMER	ONE SHOT	SOUARE WAVE	PULSE GENERATOR	TIMER STOP / RESET
MODE	0		2	2	7	<u></u>	9	

Figure 39. Real Time Clock Timer Modes




Figure 40. NSC810A Square Wave Output

sent to the microprocessor. For transmissions out to the console, the status register is again read. This time, the transmitter buffer register empty indication is checked.

After an indication that data has been transmitted to the transmitter register and the UART is ready for new data, an output from the NSC800 is made.

## VII. CONCLUSIONS

The controller designed and built in this thesis satisfies the requirements of the space shuttle experiment.

Although designed for a specific experiment, it has the flexibility to be applied to following space shuttle projects. There is the possibility for hardware and software enhancements.

#### A. FUTURE HARDWARE AND SOFTWARE POSSIBILITIES

The controller's EPROM memory can be increased from its present 12K bytes to 56K bytes. This would yield an overall RAM and EPROM memory usage of 64K bytes, the maximum allowable in this controller configuration. The bubble memory unit on the controller can be upgraded to the newer Intel 4M bit system, DMA data circuitry could provide greater data throughput, and interrupt data transfer circuitry can decrease program overhead. Digital-to-analog converter circuitry can also be incorporated and a range of voltages would then be available for system control. Finally, a newer 16 or 32 bit CMOS microprocessor can replace existing microprocessor control devices.


An extensive real-time operating system can be developed for the controller. System programming during this thesis was exclusively EPROM based.

## B. FUTURE APPLICATIONS AND RESEARCH OPPORTUNITIES

Hardware and software enhancements previously discussed contain ideas that can be used in future controller research and development. The controller can also function as a low-cost general purpose control workstation for the classroom and can support many different control system environments. The UART allows it to be interfaced with most microcomputers.


# APPENDIX A


# CONTROLLER CIRCUIT LAYOUT



Lower Address Latch Circuitry

Data Bus Direction Circuitry





#### APPENDIX B

### CONTROLLER SOURCE CODE

```
.8080
        DELAY . TAFLE
ENTRY
EXTRN
        AFORT, WREUEL . RDEUBL , INBUBL
         CSEG
         GAS CAN CONTRCI PROGRAM
STACK EQU
                 0
NSC8101 EQU
                 000E
NSC8102 EQU
NSC8103 EQU
RTC EQU
                 020E
                 040E
                 260H
PUBBLE EQU
                 Ø8ØH
CONDATA EQU
                2A0E
CONSTAT EQU
                &C Ø E
        EQU
BAUD
                207H
BAUDAD EQU
                001E
POWERCK FQU
                001E
ATCD
        EÇU
                ØIØB
                 267E
MONTE
        EQU
DAYOFM EQU
                066B
       EQU
                Ø65H
DAYOFW
EOURS
        EQU
                064E
MINUTE
       EQU
               263E
        ΕÇU
                075B
GO
BINOMA
       EÇU
                26FL
ADAYOFM EQU
AHOUR EQU
                 06IE
                06CL
AMINUTE EQU
                06 FE
CR
        EQU
                 @DH
        EQU
IF
                ØAH
        EQU
                 28H
ES
RAM
        EQU
                 0F000B
EUFF
        EQU
                 RAM
TABLE
        EÇU
                 2 F820E
        JUMP TABLE
BOOT:
        JMP
                 SYSTEM
        DS
RSTRT1: JMP
                 INEUBI
        DS
RSTRT2: JMP
                 RDBUBL
        DS
                 WRBUBL
RSTRT3: JMP
        DS
                 AECRI
RSTRT4: JMP
        DS
                 D05
RSTRI5: JMP
        DS
                D0155
RSTRTC: JMP
```

```
DS
RSTRT6: JMP
                 DC6
         DS
RSTRTB: JMP
                 DCI65
         DS
RSTRI7: JMP
                 EC7
         DS
                 1
RSTRTA: JMP
                 D0175
                 278
         DS
NCNMSK: JMP
                 DONMI
         BEGINNING OF PROGRAM OPERATION
SYSTEM:
        ΙI
                 SP, STACK
                                   ; SET STACK TO Ø ; INITIALIZE HARDWARE
        LXI
                 INITEW
        CALL
                 I .MENU
                                   ; PRINT GREETING MENU
        LXI
        CAIL
                 PRINT
AGAIN:
        LXI
                 SP.STACK
                                   ; INITIALIZE STACK TO &
        CALL
                 CONIN
                                   GET INPUT FROM KEYBOARD
                  '0'
                                   ; LCWER LIMIT ERROR ON INPUT
        CPI
                 FRROR
        JM
        CPI
                                   SUPPER LIMIT ERROR ON INPUT
        JP
                 ERRCR
        SUI
                  '0'
                                   ; CCNVERT FROM ASCII TO BEX
        MCV
                 C,A
                                   ; DETERMINE POSITION IN JUMP TABLE
        ADD
                 Α
        ALD
                 C
        MCV
                 C,A
                 A
        XRA
        MCV
                 E,A
                                   ; LCADS ADDRESS OF SYSTEM TABLE
        ΓXΙ
                 H, SYSTEL
                                   FORMULATES JUMP TABLE ADDRESS
        DAD
        PCEL
SYSTBI:
                                   ;JUMP TABLE
        JMP
                 SYSTEM
                                   ;GC TO EEGINNING OF PROGRAM
        JMP
                 D01
                                   ; REAL TIME CLCCK CONTROL
        JMP
                 I02
                                   ; PCWER CONTROL
                 IC3
        JMP
                                   ; INITIALIZE BUBBLE
                                   ;WRITE BUBBLE DATA
        JMP
                 DO4
                 105
                                   ; RFAD BUBBLE DATA
        JMP
        JMP
                 DOS
                                   ; RAM MEMCRY
        JMP
                 DO7
                                   ; ANALOG TO DIGITAL CONVERTOR
ERRCR:
        LXI
                 D, MSG1
                                   ; ERROR MESSAGE
        CAIL
                 PRINT
        LXI
                 D,MENU
                                   ; MAIN MENU
        CAIL
                 PRINT
        JMP
                 AGAIN
                                   ;GC TO BEGINNING AND GET CONSOLE INPUT
        MAIN PROGRAM
```

```
DC1:
                                    FREAL TIME CLOCK
         LXI
                  I,MSG2
                                    ; FRINT REAL TIME CLOCK MENU
         CAIL
                  PRINT
                  CONIN
         CALL
                                    GET CONSCLE INPUT
                  0'
         CPI
                                    ; LCWER BOUND INPUT ERROR CHECK
         JM
                  ERR1
                  '4'
         CPI
                                    ;UPPER BOUND INPUT ERROR CHECK
                  FRR1
         JP
         SUI
                  'Ø '
                                    ; ASCII TO FEX CONVERSION
                  C,A
         MCV
                                    ; DETERMINE POSITION IN JUMP TABLE
         ADD
                  A
                  C
         ALL
                  C,A
         MOV
         XRA
                  Α
         MOV
                  E.A
         LXI
                  H, DOITEL
                                   ; JUMP TABLE AIDRESS
         DAD
                                    ; CALCULATE POSITION IN JUMP TABLE
         PCEL
DO1TBL:
                                    ; REAL TIME CLCCK JUMP TABLE
         JMP
                  CC10
                                    ; CLEAR INTERRUPT
                                   ; SET REAL TIME
; SET INTERRUPT
; SET WAKEUP TIME
         JMP
                  I011
         JMP
                  I012
                  IC13
         JMP.
I.012:
                                   ;CIEAR INTERRUPT
         XRA
                 ØØE
         ADI
         OUT
                  72E
                                   ; INTERRUPT STATUS REGISTER
         JMP
                  IONE1
D011:
                                    ;SET REAL TIME
        LXI
                 D.MSG11
                                   FINPUT MONTE MSG
                 PRINT
         CAII
                                   GET MONTE IN HEX
        CALL
                 GETEEX
        XRA
                 A
         MVI
                 A, B
                                   ; LOAD ACCUMULATOR WITH HEX VALUE
                                   ; LCAT CCUNTER WITE MONTE
                 MONTE
        OUT
        LXI
                 I,MSG12
                                   ; INPUT DAY OF MONTE MSG
                 PRINT
        CAIL
         CALL
                 GETEEX
                                   GET TAY OF MONTH MSG
         XRA
                 Α
                                   ; ICAD ACCUMULATOR WITH HEX VALUE
         MVI
                 A,B
                                   ; LCAT COUNTER WITH DAY OF MONTH; INPUT DAY OF WEEK
                 DAYOFM
         OUT
         LXI
                 D,MSG13
         CAIL
                 PRINT
                                   GET DAY OF WEEK IN HEX
         CALL
                 GETEEX
        XRA
                 A
        MVI
                 A,B
                                   ; LCAD ACCUMULATOR WITH HEX VALUE
                 DAYOFW
         CUT
                                   ; LCAD COUNTER WITH DAY OF WEEK
                 D,MSG14
                                   ; INPUT HOUR OF DAY
        LXI
        CAIL
                 PRINT
                 GETHEX
                                   GET HOUR OF LAY IN HEX
         CAIL
        XRA
                 A
                 A,B
                                   ;LCAD ACCUMULATOR WITE HEX VALUE
        IVM
                                   ; LCAD COUNTER WITH HOUR
        OUT
                 HOURS
```

```
D.MSG15
                                   ; INPUT MINUTE
         IXI
         CAII
                  PRINT
         CAII
                  GETHEX
                                   GET MINUTE
         XRA
         MVI
                  A,B
                                   ;LCAD ACCUMULATOR WITH BEX VALUE
         OUT
                  MINUTE
                                   ; ICAD COUNTER WITH MINUTE
         XRA
                  Α
         OUT
                  GO
                                   GC CCMMANI
         JMP
                  DONE1
                                   ; SET INTERRUPT
D012:
                  D,MSG16
         LXI
                                   ; INTERRUPT SELECT MENU
         CALL
                  PRINT
                  CONIN
         CALL
                                   ; GET INPUT FROM KEYBOARD
                  '0'
         CPI
         J٢
                  ERR1
                                   ;LCWER LIMIT CHECK FOR ERROR ON INPUT
                  151
         CPI
         JP
                  ERR1
                                   ; UPPER LIMIT CHECK FOR ERROR ON INPUT
         SUI
                  101
                                   CONVERT FROM ASCII TO FEX
                  C,A
         MOV
                                   ; CALCULATE TABLE ADDRESS
         ADD
                  A
                  С
         ADD
         MOV
                  C,A
         XRA
                  A
         MCV
                  E,A
                 BI, CIKTEL
                                   ; ICCATION OF CLOCK TABLE
         LXI
         DAD
                  E
         FCFL
                                   ; INTERRUPT JUMP TABLE
CIKTEL:
                  IC111
         JMP
                                   ;Ø.1 SEC
         JMP
                  D0112
                                   ;1.Ø SEC
         JMP
                  I0113
                                   ;1.0 MIN
                                   ;1.0 HOUR
                  IC114
         JMP
         JMP
                 L0115
                                   ; NO INTERRUPT
D0111:
                                   ;SIT INTERRUPT TO Ø.1 SEC
         XRA
                  A
         MVI
                  A,02H
                                   ; INTERRUPT OUTPUT TO 10EZ
         OUT
                  071H
         JMP
                 DONE1
DC112:
                                   SET INTERRUPT TO 1.0 SEC
         XRA
                 Α
         MVI
                  A, 24F.
                                   ; INTERRUPT OUTPUT TO 1 HZ
         CUT
                 271H
                 DONE1
         JMP
D0113:
                                   ; SET INTERRUPT TO 1 MIN
         XFA
                 A
                 A . 08E
         MVI
                                   ; INTERRUPT ONCE A MINUTE
         OUT
                  271H
         JMP
                 DONE1
D0114:
                                   ; SET INTERRUPT TO 1 HOUR
         XRA
                 Α
```

```
A,10H
         MVI
                                    ; INTERRUPT OUTPUT ONCE AN HOUR
         CUT
                  071E
         JMP
                  ICNE1
D0115:
                                    ; NC INTERRUPT
         XRA
         OUT
                  Ø71H
                                    ;CIEAR INTERRUPTS
         JMP
                  EONE1
D013:
                                    ;SET WAKEUP TIME
         LXI
                  I,MSG11
                                    FINPUT MONTE MSG
                 PRINT
         CAII
         CAIL
                  GETEEX
                                    GET MONTE FOR RAM
         XRA
         MVI
                  A,E
                                    ; IOAD ACCUMULATOR WITH HEX VALUE
                                    ; LCAD RAM WITH MONTH
         OUT
                  AMONTE
         LXI
                  I,MSG12
                                    ; INPUT DAY OF MONTH MSG
         CAIL
                  PRINT
         CALL
                  GETHEX
                                   ;GET DAY OF MONTH FOR RAM
         XRA
                 A
                  A,E
                                   ; ICAD ACCUMULATOR WITH KEX VALUE ; ICAT RAM WITH DAY OF MONTE
         MVI
                  ADAYOFM
         CUT
         XRA
         ADI
                  2FFE
         CUI
                  26DH
         LXI
                  I,MSG14
                                    ; INPUT HOUR OF DAY
         CAIL
                 PRINT
                                   GIT BOUR OF LAY FOR RAM
         CALL
                  GETHEX
         XRA
                  A
                                    ; LCAL ACCUMULATOR WITH HEX VALUE
         MVI
                  A, F
                                    ; LCAD RAM WITH HOUR
         OUT
                  AHCUR
                                   ; INPUT MINUTE
         LXI
                  D.MSG15
                 PRINT
         CAIL
         CALL
                 GETHEX
                                   GIT MINUTE FOR RAM
        XRA
                  Α
                                   ; ICAL ACCUMULATOR WITE FEX VALUE
        IVM
                  A,B
                 AMINUTE
                                   ; LCAD RAM WITH MINUTE
         CUT
         JMP
                  DONE1
DONE1:
                 D, MENU
PRINT
         LXI
                                    FPFINT OPENING MENU
         CALL
         JMP
                  AGAIN
FRR1:
                 D,MSG1
                                   PRINT ERROR MESSAGE
         LXI
         CALL
                  PRINT
         JMP
                  DO1
D02:
                                   ; UNIT CONTROL MODULE
                 D,MSG6
         LXI
                                   ; PRINT POWER TO UNIT ON/CFF MESSAGE
                 PRINT
         CAIL
                                   GET KEYBOARD INPUT
         CALL
                  CCNIN
                  '0'
         CPI
                                   ; LOWER BOUND INPUT ERROR CHECK
                 FRR2
         JM
         CPI
                                   ;UPPER BOUND INPUT ERRCR CHECK
```

```
IRR2
          JP
                    '0'
          SUI
                                        ; ASCII TO HEX CONVERSION
                    C,A
          MCV
                                        ; CALCULATE POSITION IN JUMP TABLE
          ALL
                    A
                    C
          ADD
          MOV
                    C,A
          XRA
                    A
          MOV
                    E,A
                    E, DOZIEL
                                        ; JUMP TABLE AIERESS
          LXI
          DAD
          PCEL
DO2TBL:
          JMP
                                        ;UNIT #1 OFF (BIT EØ ON NSC810#3)
                    1020
          JMP
                    D021
                                        ;UNIT #1 ON
                                                        (BIT EØ ON NSC810#3)
                                        ;UNIT #2 CFF (BIT E1 ON NSC810#3);UNIT #2 CN (EIT E1 ON NSC810#3);UNIT #3 CFF (BIT E2 ON NSC810#3);UNIT #3 ON (EIT E2 ON NSC810#3)
          JMP
                    1022
          JMP
                    D023
          JMP
                    IC24
          JMP
                    D025
D020:
         MVI
                    A.Ø1h
                                        ;TURN UNIT #1 OFF CLEAR FIT Be
          CUT
                    495
                                        ; ON NSC812#3)
          JMP
                    IONE2
D021:
          MVI
                    A,01E
                                        ;TURN UNIT #1 ON
          CUT
                    4TP
                                                              SET BIT BØ
                                        ; CN NSC810#3)
          JMP
                    DONE2
D022:
          MVI
                    A.02E
                                        ;TURN UNIT #2 OFF CLEAR BIT B1
          OUT
                    4SH
                                        ; CN NSC810#3)
          JMP
                    DONE2
D023:
          MVI
                    A,025
                                        ;TURN UNIT #2 ON (SET BIT B1
          OUT
                    4DH
                                        ; CN NSC810#3)
          JMP
                    IONE2
D024:
         MVI
                    A .04E
         OUT
                    49H
                                        ;TURN UNIT #3 OFF (CLEAR BIT B2
                                        ;ON NSC810#3)
          JMP
                   DONE2
D025:
         MVI
                    A,Ø4E
         OUT
                                        ;TURN UNIT#3 CN (SFT BIT B2
                    4DH
                                        ; ON NSC81@#3)
DONE2:
                   I,MENU
                                        ; PRINT OPENING MENU
         LXI
```

```
CAII
                  FRINT
         JMP
                  AGAIN
ERR2:
         LXI
                  I.MSG1
                                  ; PRINT ERROR MESSAGE
         CALL
                  PRINT
         JMP
                  D02
D03:
                                    ; EUBBIE INITIALIZATION
         LXI
                                    ; LCAD TABLE AIDRESS
                  B.TABLE
         MVI
                  M.01E
                                    ; LCAL PARAMETRIC TABLE
                  Ε
         INX
         MVI
                  M,10E
                  E
         INX
         MVI
                  M,201
         INX
                  B
         MVI
                  M,20E
         INX
         MVI
                  M,00
         LXI
                  E, TABLE
         CALL
                  INBUPL
         ANI
                  20E
                                    ; CFECK FCR SUCCESS INDICATION ; CF-CCMPLETE MSG
         CPI
                  23E
         JNZ
                  DONE3
                  I.MSG5
                                    ; OP-FAIL MESSAGE
         LXI
         CALL
                  PRINT
         JMP
                 DONE31
                                    ; GO TO MAIN MENU
DONE3:
                  D.MSG4
                                    ; CP-CCMPLETE MSG
         LXI
         CAIL
                  PRINT
DONE31:
                  D, MENU
                                    ; PRINT MAIN MENU
         LXI
         CALL
                  PRINT
         JMP
                  AGAIN
IC4:
                                    ;WRITE DATA TO BUBBLE
                                    ;LCAD TABLE AIDRESS
                  F, TAFLE
         LXI
         MVI
                  M,10H
         INX
         MVI
                  M.10B
         INX
                  E
                 M.20E
         MVI
         INX
                 B
         MVI
                  M,00E
         INX
         MVI
                  M,00E
         LXI
                  E.TAFLE
        LXI
                  I,BUFF
                                    ; AIDRESS OF RAM BUFFER AREA
                  WREUBL
         CALL
         ANI
                  20E
         CPI
                  20H
                                   ; CFECK FOR SUCCESSFUL OPS
                  DONE4
                                   ;OF-COMPLETE MSG
         JNZ
        LXI
                 I,MSG5
                                    ; CP-FAIL MSG
         CAIL
                  PRINT
                 DONE41
         JMP
```

```
CONE4:
         LXI
                  D,MSG4
                                     ; CF-CCMFLETE MSG
         CALL
                  PRINT
DONE41:
         LXI
                                     ; PRINT MAIN MENU
                  D, MENU
         CALL
                  PRINT
         JMP
                  AGAIN
D05:
                                     ;READ DATA FROM BUBBLE
         LXI
                  E.TAPLE
                                     ; ICAD TAPLE ALERESS
         MVI
                  M,1ØB
         INX
                  B
         MVI
                  M,1ØH
         INX
                  H
         MVI
                  M,20E
         INX
                  Ε
                  M,ØØP
         MVI
         INX
                  Б
         MVI
                  M.ØØH
                  E.TAELE
L.EUFF
         IXI
                                     ; AIDRESS OF RAM BUFFER AREA
         LXI
         CALL
                  EDBUEL
         ANI
                  20 B
         CPI
                  20F
                                     ; CEECK FOR SUCCESSFUL OPS
         JNZ
                  ICNES.
                                     ; OF-COMPLETE MSG
                  D,MSG5
                                     ; OF-FAIL MSG
         LXI
         CALI
                  PRINT
         JMP
                  IONE51
IONES:
                  I,MSG4
                                     ; CP-COMPLETE MSG
         LXI
         CAII
                  PRINT
IONE51:
                  I.MENU
                                    ; PRINT MAIN MENU
         LXI
         CAII
                  PRINT
         JMP
                  AGAIN
D0155:
         IXI
                  I,MSG7
         CALL
                  PRINT
         JMP
                  AGAIN
.Z8Ø
                                    ;RAM MEMORY TEST PROGRAM;RAM EUFFER TIST MENU
D06:
         LI
                  II,MSG62
                  PRINT
         CAIL
                  CONIN
                                    GET CONSOLE INPUT
         CALL
         CP
                   2'
                                    ; LCWER BOUND INPUT EFRCR TEST
         JP
                  M. ERROR6
                  4'
         CP
                                    ;UPPER BOUND INPUT ERROR TEST
         JP
                  P, ERRCRE
                  'ø'
         SUP
                                    ; ASCII TO HEX CONVERSION
                  C,A
                                    ; CALCULATE POSITION IN JUMP TABLE
         LI
         ADD
                  A,A
         ADD
                  A,C
```

```
ID
                  C,A
         XCR
                  A
                  \mathbb{B} , \mathbb{A}
         LI
                  HI, BUFFTBL
HL, BC
         LD
                                     ; LCAD JUMP TABLE ADDRESS
         ADD
                                     ; CALCULATE JUMP ALTRESS
         JP(EL)
BUFFIEL:
                                     ; INDEX AIDRESS LOCATION
         JP
                  D061
                                     ; INITIALIZE BUFFER WITH 0'S
         JP
                  IC62
                                     ; ICAD BUFFER MEMORY WITH CHARACTER
         JP
                  DC63
                                     ; RITURN TO SYSTEM
         JP
                  D064
ERRCR6:
         LD
                  DE,MSG1
                                     ; BAD INPUT MSG
         CALL
                  PRINT
         JP
                  DC6
I-061:
                                     ; INITIALIZE BUFFER TO @
                  A,2
         LI
                                     ; CLEAR A
                  Fi, EUFF
                                     ; INITIALIZE BUFFER
         LD
                  E,Ø
LCOP61: LI
         LI
                  (BL),30E
SPOT1:
         INC
                  HI
         DJNZ
                  SPCT1
         INC
                  A
         CP
                  Z, DONE 61
         JΡ
         JP
                  LOCP61
                                     ; LCAD EUFFER MEMORY
1062:
                                     ; MSG TO EAVE USER ; IEPRESS KEY
         LI
                 DF.MSG60
                                     KEY ON TERMINAL TO LOAD
                                     CEARACTER INTO MEMORY
                                     ; WRITE MESSAGE ON TERMINAL
         CALL
                  PRINT
                  CONIN
         CALL
         CР
                  CR
                  Z,ICNE62
C,A
         JP
                                     ; IF CR END TEST
         LI
         ID
                                     ;CIEAR A
                  A, Ø
         LI
                  EI, EUFF
LCCPS:
        LI
                  E,Ø
SPOT:
                                     ; ICAD MEMORY WITH TERMINAL VALUE
         LD
                  (HI),C
         INC
                  EL
         DJNZ
                  SPOT
         INC
                  A
         CP
         JΡ
                  Z,DONE61
                                    ; LCAD 1024 MEMCRY LCCATIONS
                  IOOPS
         JP
DONEE1:
         LD
                  DE,MSG4
         CALL
                  PRINT
DONE62:
         JP
                  106
```

```
D063:
                                    ; RAM MEMORY VIEW MODULE
                  A . Ø
         LI
                                     ; INITIALIZE A
                  BI, BUFF
         LD
                 B, C
C, (HL)
AF
L00P3:
         LD
SPOT3:
         LD
         PUSH
                  CONOUI
         CALL
         PCP
                  AF
         INC
                  HI
         DJNZ
                  SPCT3
         INC
                  A
         CP
                  4
                  Z.DONE61
         JP
         JP
                  ICOP3
D064:
                                     ; RETURN TO SYSTEM
                  DE, MENU
         LD
         CALL
                  PRINT
                  AGAIN
         JP
.8080
D0I65:
         IXI
                  I,MSG7
         CALL
                 PRINT
         JMP
                  AGAIN
D07:
         LXI
                  D.MSG71
                  PRINT
         CALL
                  CONIN
         CALL
                                    GET INPUT FROM KFYBOARD
         CPI
                  AFERR
                                    ; IOWER LIMIT CEECK ON INPUT
         JM
         CFI
                                    ;UPPER LIMIT CHECK ON INPUT ;CONVERT FROM ASCII TO BEX
                  ADERR
         JP
         SUI
                  C , A
         MCV
                                    ; CALCULATE TAFLE ADDRESS
         ADD
                  Α
         AID
                  С
         MCV
                  C,A
         XRA
                  Α
                  E,A
         MOV
         LXI
                 HL, ACTEL
                                    ; LCCATION OF A-TO-D TABLE
         DAD
                  E
         PCEL
ADT EL:
                                    ; A-TO-D JUMP TABLE
         JMP
                  I0711
                                    ; CEANNEL Ø
                  I0712
         JMP
                                    ; CEANNEL 1
         JMP
                  I0713
                                    ; CEANNEL 2
         JMP
                  D0714
                                    ; CHANNEL 3
         JMP
                  I0715
                                    ; CEANNEL 4
D0711:
         IN
                  CIOH
                                    ; CBANNEL Ø INFUT
         JMP
                  ADENI
F0712:
        ΙN
                  CE1H
                                    CFANNEL 1 INPUT
```

```
JMP
                   ATEND
L0713:
          IN
                   @ E2H
                                      ; CHANNEL 2 INFUT
          JMP
                   ADEND
D0714:
          IN
                   @E3H
                                      ; CHANNEL 3 INPUT
          JMP
                   ADEND
r0715:
          IN
                   2 E 4 E
                                      ; CBANNEL 4 INPUT
ADEND:
         LXI
                   D,MENU
          CALL
                   PRINT
          JMP
                   AGAIN
ADERR:
         IXI
                   I,MSG72
                                      FERROR ON INPUT
                   PRINT
          CALL
                   DC7
          JMP
D0175:
         LXI
                   D,MSG7
          CALL
                   PRINT
          JMP
                   AGAIN
IONMI:
         LXI
                   I,MSG7
                   PRINT
         CAIL
         JMP
                   AGAIN
                                             41 ....
         START OF SUBROUTINES
PRINT:
         XCEG
                                      ; SWAP BC REG WITH HL REG
PRT1:
                                      ; MCVE MEMCRY VALUE TO A REG; CHECK FOR FND OF MSG DELIMITER
         MCV
         CPI
                                      FRETURN IF END OF MSG FOUND
         RZ
         MCV
                   C,A
PRT2:
                   CONSTAT
                                      ; CLECK FOR CONSOLE STATUS
         IN
                                      ; MASK CUT ALL BITS EXCEPT BIT 0; CHECK TO SEE IF TRANSMIT BUFFER IS EMPTY
         ANI
                   01
         CPI
                   01
         JNZ
                  PRT2
                                      ; LCAD CHARACTER TO BE TRANSMITTED
         MCV
                  A,C
                  CONDATA
                                      ; SEND DATA TO TERMINAL
         OUT
         INX
         JMF
                  PRT1
                                      ; CEECK NEXT CHARACTER
CONIN:
                                      ; CHECK UART STATUS
         IN
                   CONSTAT
         ANI
                   02
                                      CHECK TO SEE IF INPUT EAS BEEN MADE
                   CONIN
         JZ
                                      ; RECEIVE DATA FROM UART ; MASK OUT HIGH BIT
                   CONDATA
         ΙN
                   7FB
         ANI
         RET
CONCUT:
         IN
                   CONSTAT
         ANI
                  21
         CPI
                  Ø1
                  CONOUT
         JNZ
```

•	MCV OUT RET	A,C CCNDATA	
; CONSI:	IN ANI RZ	CONSTAT 02	
	MVI RET	A,ØFFE	
; INITHW:			
	OUI	A,01H 07E	;SET NSC810#1 MODE DEF REG FOR ;PCRT A TO STROBED MODE INPUT ;FCR POWER CONTROL OPS
	TUO	A.005 045	; DATA DIRECTION REGISTERS ON PORT; A SET AS INPUT
	TUO	A,03F 06F	; DATA DIRECTION REGISTER ON PORT C ; SET AS INPUT FOR STROBED POWER ; CONTROL OPERATION
	NVI OUT	A,04H 0H	; ENAFIE THE ACTIVE-LOW INTERRUPT ; FFOM THE IO TO THE CPU
	MVI OUT	A,@FFH 05B	; PCRT B CONFIGURED AS AN OUTPUT ; FCR UART CONTROL
	MVI OUT MVI	A,00H 19B A,05E	;TIMER1 IS STOPPED AND RESET
	CUT	1SH A, BAUDAD	;TIMER1 SET TC SQUARE WAVE
	CUI	12E A,00E	;TIMER1 LB A-IC-D BAUD RATE
	OUT OUT MVI	13B 17E A.00B	;TIMER1 EB A-TO-D BAUD RATE ;START TIMER1
	CUT MVI	18F A,05B	;TIMERØ IS STOPPED AND RESET
	OUT MVI	18E A, PAUL	;TIMERØ SET TC SQUARE WAVE
	CUT	12H A,00H	;TIMERØ LB UART BAUD RATF SET
	CUT	11E 15F	;TIMERØ EB UART BAUD RATE SET ;START TIMER
	MVI	A .01H 27F	;SIT NSC810#2 MODE DEFINE REGISTER ;FCR STROBED SSDR INPUT TO PORT A
	MVI CUT	A,00H 24H	; DATA DIRECTION REGISTER ON PORT ; A SET AS INPUT
	MVI OUT	A.03H 26F	; LIR PORT C SFI UP FOR STROBEL INPUT ; FCR SSDR HANISHAKING

	MVI	F,04E	
	OUI	2ÌE	; ENABLE THE ACTIVE-LOW INTERRUPT
			FFOM TEE I/C TO THE CPU
	MVI	A,ØØE	7-1-01/- 122- 1/-0 10 112- 010
	OUT	25H	; PORT B IS CONFIGURED AS POWER
	001	201	GROUP INPUT
	MVI	A,00E	JOROOL INTOI
	OUT	38H	;TIMERØ IS STOPPED AND RESET
			, ITHERE IS STOPPED AND RESET
	MVI	A,05H	· MINTDA CDM MC COULDE belle
	CUT	3EE	;TIMERØ SET TC SQUARE WAVE
	MVI	A, POWERCK	
	OUI	30E	;TIMERO LB POWER CLOCK SET
	MVI	A,ØØB	
	OUI	31H	;TIMERØ HB POWER CLOCK SET
	OUI	35E	START TIMER
	MVI	A.07E	
	CUT	47E	;SET NSC810#3 MODE DEFINE REGISTER
			; FCR STROBED SSDR CUTPUT (TRI-STATE)
			ON PORT A
	MVI	A, OFFE	,
	OUT	44H	; DATA DIRECTION REGISTER ON PORT A
	001		;SIT AS OUTPUT
	MVI	A 07:	,511 85 001101
	OUT	A,03E 46H	TID DODG C CIM UD BOD CMTADER
	001	401	; IIR PORT C SIT UP FOR STROBED
			;OUTPUT (TRI-STATE) FOR SSDR
			; FANDSEAKING
	MVI	A,04B	
	OUT	4 E H	; ENAELES THE ACTIVE-LOW INTERRUPT
			; FROM THE I/O TO THE CPU
	MVI	A.CFFH	
	OUI	45h	; PCRT B CONFIGURED AS POWER
			GROUP OUTFUT
	MVI	A,CØH	
	OUT	5 E E	;TIMERO STOPPEL ANI RESET
	MVI	A,05E	
	OUT	59E	;TIMERO SET TO SQUARE WAVE
	MVI	A, POWERCK	, , , , , , , , , , , , , , , , , , , ,
	OUT	50F	;TIMERO LB POWER GROUP TIME SET
	MVI	A , 2 2 H	, I I I I I I I I I I I I I I I I I I I
	OUT	51h	;TIMERØ IB POWER GROUP TIME SET
	OUT	55F	START TIMERO
	RET	331.	JUINI III'IND
•	REI		
) OTMETY			. CHADAMATHE MA AEM & A DIAIM NUMBED
GETHEX:			; SUBROUTINE TO GET A 2 DIGIT NUMBER
			FROM THE KEYECARD. CONVERT THEM TO
			; EEX AND THEN TO A TWO LIGIT ECD
			NUMBER
EIGE:	LXI	I,MSG111	; MSG TO INPUT EIGE DIGIT
	CALL	FRINT	
	CAIL	CONIN	GET EIGE DIGIT FROM KEYBOARD
	CPI	<b>'</b> 0 <b>'</b>	
	JM	FRRHI1	; LCWER LIMIT CHECK ON INPUT
	JMP	CONT1	; CORRECT INPUT - CONTINUE
ERREI1:	LXI	I.MSG113	; FRRCR MSG ON INPUT
	CALL	FRINT	
	JMP	FIGH	

```
CONI1:
         CPI
                 ZAH
         JP
                 ERRE 12
                                   ; HIGH LIMIT CEECK ON INPUT
         JMP
                 CONT2
                                   ; CORRECT INPUT - CONTINUE
ERREI2: LXI
                 I,MSG113
                                   ; ERRCR MSG ON INPUT
         CALL
                 FRINT
         JMP
                 HIGH
                  '&'
CCNT2:
         SUI
                                   CCNVERT FROM ASCII TO HEX
         RAL
                                   ; THIS MOVES THE HEX VALUE TO BIT
         RAL
         RAL
                                   ; PCSITIONS 4 TO 7 IN THE ACCUMULATOR
         RAL
                                   ; TEIS ZEROS THE LOWER 4 BITS IN
         ANI
                 @F@H
                                   ;TFE ACCUMULATOR
         MOV
                                   ; DIGIT IS PLACED IN C REG
                 C,A
                 I.MSG112
                                   MISSAGE TO INPUT LOW BIGIT
LCW:
         LXI
         CALL
                 PRINT
         CALL
                 CONIN
                                   GET IOW DIGIT
                  '0'
         CPI
         JM
                 ERRLCW1
                                   ; LCWER LIMIT CHECK ON INPUT
         JMP
                 CONTE
                                   ; CCRRECT INPUT - CONTINUE
ERRICW1:
         LXI
                 I,MSG113
                                   ; EERCR ON INPUT
                 PRINT
         CAIL
                 LCW
         JMP
CONT3:
         CPI
                 3AE
         JP
                 IRRLCW2
                                   ; FIGH LIMIT CHECK ON INPUT
         JMF
                 CONTE
ERRIOW2:
                 I.MSG113
                                   FERROR ON INPUT
         LXI
         CALL
                 PRINT
                 ICW
         JMP
CONT4:
         SUI
                  '8'
                                   ; CCNVERT FROM ASCII TO FFX
         ANI
                 2FL
                                   ; THIS ZEROS THE HIGH 4 BITS OF
                                   ; TEE ACCUMULATOR
         CRA
                 С
                                  ;THIS JOINS TOGÉTHER THE ECL PAIR
         MOV
                 P.A
                                   ; THE PCD PAIR IS MOVED TO REG B
         REI
DELAY:
        VOM
                 E . A
                         ; DELAY A TIMES 10MSEC.
LCCP1:
        LXI
                 1,1041
LOOP2:
        DCX
                 Ι
        MCV
                 A,I
         ORA
                 Ē
                 ICOP2
         JNZ
        DCR
        JNZ
                 I00P1
        REI
        MESSAGES
MENU:
        DE
                 CR, LF, 'GAS CAN CONTROL PROGRAM', CR. LF
```

- DE CR,LF, 'Q= RESET SYSTEM '
- DE CR, LF, '1 = REAL TIME CLOCK '
- DF CR, LF, '2= POWER CONTROL'
- DE CR.LF. '3 = INITIALIZE BUBBLE '
- DE CR, LF, '4= WRITE BUBBLE DATA '
- DB CR, LF, '5= REAL BUEFLE DATA '
- DE CR.LF. '6= MEMCRY BUFFER
- DE CR.LF. '7 = A TC D CCNVERTER '
- DE CR, LF, '\$'
- MSG1: DB CR.IF, 'BAD ENTRY, TRY AGAIN!', CR, IF, '\$'

rsg2: CR, LF, 'SET REAL TIME CLOCK '. CR. LF DB CR.LF. '@= CLEAR INTERRUPT ' DE CR, LF, '1= SET REAL TIME ' DΒ CR, LF, '2 = SET INTERRUPT ' DF CR.LF. '3= SET WAKEUP TIME ' DB CR.LF, '\$' DB MSG3: DE CR.LF, 'SPARE ', CR, LF, '\$' CR.IF, 'OP-COMPLETE ', CR, IF '\$' MSG4: DE ; MSG5: DE CR, LF, 'OP-FAILED ', CR, LF, '\$' MSG6: CR, LF, 'SELECT UNIT TO TURN ON/CFF', CR. LF DE

- LE CR.LE, Q= UNIT #1 CFF'
- DB CR, LF, '1= UNII #1 CN'
- DB CR, LF, '2= UNIT #2 CFF'
- DB CR, IF, '3= UNIT #2 ON'
- DB CR, LF, '4= UNIT #3 CFF'
- DP CR, LF, '5= UNIT #3 CN'
- DE CR, LF, '\$'
- MSG7: DE CR, LF, 'SPURICUS INTERRUPT ', CF, LF, \$'
- msg11: DE CR,LF,'INPUT MONTE = ',CR,LF,'\$'
- ; MSG12: DE CR.IF, 'INPUT DAY OF MONTH = ',CR,IF,'5'
- ;
  MSG13: DF CR.LF, 'INPUT DAY OF WEEK = ',CR,LF,'\$'
- ; MSG14: LE CR,LF, 'INPUT ECUR CF DAY = ',CR,LF,'\$'

MSG15: DB CR, LF, 'INPUT MINUTE OF HOUR = ', CR, LF, '\$ MSG16: DE CR, LF. 'SFT INTERRUPT INTERVAL', CR. LF, CR LF TP 'Ø = Ø.1 SEC', CR, LF DF '1 = 1.0 SEC', CR, IFDE '2 = 1.0 MIN', CR, LF'3 = 1.0 EOUE', CR, IFDB '4 = NO INTERRUPT', CR, LF DE **'\$'** DF ; MSG60: LP CR, LF, 'DEPRESS ANY LETTER/NUMBER', CR, LF

DE CR.LF, 'OR CR TO QUIT', CR, IF

- CR,LF,'\$'

  MSG62: DF CR,LF,'RAM MEMORY TEST CPTION:' CR LF
  - DP CR,LF, '.CR,LF
  - DE CR, LF, 'C = INITIALIZE BUFFER MEMORY', CR, LF
  - DE CR.IF. '1 = IOAD EUFFER MEMORY , CR. LF
  - DE CR.LF, '2 = DISPLAY EUFFER MEMCRY' CR.LF
  - DP CR.LF.'3 = RETURN TO SYSTEM', CR, LF
- CR, IF, '\$';
  MSG71: DE CR.LF, 'SELECT CHANNEL TO READ ON THE', CR.LF
  - DB 'ANALCG-TO-DIGITAL CONVERTER:', CR, LF

DE CR, IF, '0 = CHANNEL 0', CR, IF

DF '1 = CHANNEL 1', CR, LF

DE '2 = CHANNEL 2', CR, IF

LB '3 = CEANNEL 3', CR, LF

DE '4 = CHANNEL 4', CR, LF

DF '\$'

;
MSG72: DE CR.LF, FRROR CN INPUT - PLFASE SFLECT A CR.LF

DB 'DIGIT FROM @ TO 4 ONLY', CR, LF

DE '\$'

; MSG 111: DF CR.LF, 'ENTER FIGE FIGHT CR Ø IF NOT , CR.LF

DE 'APPLICABLE', CR, LF

```
DE '$'
MSG112: DE CR.LF,'ENTER LOW DIGIT', CR LF

DE '$'
MSG113: DE CR,LF,'PLEASE - ONLY ENTER DIGITS FROM Ø TO 9', CR,LF

DP '$'
LS 1
END
```

```
.8080
PRTAØØ EQU
                 280E
                                  ; PCLLED MODE
PRTAØ1
        EQU
                 Ø81H
                                  ; I/O PCRTS
       EQU
                                   ; RAM BUFFER BICCK
BYTCNT
                 1024
ENTRY
         ABORT, WREUBL, RIBUBL, INBUBL
EXTRN
        DELAY, TABLE
        INITIALIZE TEE PARAMETRIC REGISTERS
         THIS WILL DESTROY TEF A ANI F/FS
INTPAR: PUSE
                 F
        PUSH
                 Ι
                 A,ØBF
        MVI
                 PRTAC1
                                  ; AIDRESS IOADED INTO 7220 RAC
        CUI
                                   ; LCCF CCUNTER INTIALIZED TO
        MVI
                 F,05E
                                   ;READ TABLE VALUE
LCAT:
        LDAX
        CUT
                 PRTA20
                                  ; WRITE PARAMETRIC REG
                                   ; INCREMENT B-C REGS ADDRESS IN RAM
        INX
                 Ε
                                   ; DECREMENT LOCP COUNTER
        DCR
                 Ē
                 LCAD
                                   JUMP TO LOAD IF NOT 0
        JNZ
        POP
                 D
        PCP
        RET
        RESET 7220 FIFC DATA BUFFER
        THIS WILL DESTROY A AND F/FS
FIFCRS: PUSH
                 Γ
        PUSF
        MVI
                 F,40H
                                  ; LCAD CP-COMPLETE
                                  ;TIME CUT IS INTIALIZED
                 D.ØFFFFH
        IXI
        MVI
                 A,1IH
        OUT
                 FRTAC1
                                  ; WRITE FIFO RESET COMMAND
                                   FREAD STATUS REG
BUSYFR: IN
                 PRTA01
                                  ; TEST BUSY BIT=1
        RLC
        JC
                 PCIIFR
                                  ; IF BUSY=1.POIL STATUS REG
        DCX
                I
                                  ; DECREMENT TIME OUT LOOP
        XRA
                 Α
                                  ;TEST D-REG=00H
        ORA
                 D
                                  ;TEST E-REG=00H
        CRA
                 Ŧ
                                  ; IF NCT @ CONTINUE POLLING ;TIME OUT ERROR
                 BUSYFR
        JNZ
        JMP
                 RETER
POLLFR: IN
                 PRTAG1
                                  FREAD STATUS
                                  ;TEST STATUS FOR OP-COMPLETE
                 E
        XRA
                                  ; JUMP TO RETER IF OP-COMPLETE
                 REIFR
        JZ
        DCX
                Ι
                                  ; DECREMENT TIME OUT LOOP
        XRA
                 Α
                 L
                                  ; TEST L-REG
        ORA
                                  ; TEST E-REG
        ORA
                 E
```

```
JNZ
                                     ; IF NOT 2 CONTINUE POLLING
                   PCLLER
FETFF:
         PCP
         POP
          IN
                   PRTAØ1
                                     ; READ STATUS
          RET
          WRITE TO BUBBLE MEMORY
          DESTROYS A, E. L. AND F/ES REGS
WRITE: PUSH
                   I
                                       ; SAVE RAM BUFFER ADDRESS
                                       SAVE TABLE AILRESS
         PUSE
                   В
                                      ; INIT TIME OUT LOOP COUNTER
          LXI
                   F,ØFFFFE
         MVI
                  A,13H
          OUT
                   PRTAØ1
                                     ; WRITE, WRITE BUBBLE MEM DATA CMD
BUSYWR: DCX
                                      ; DECREMENT TIME OUT LOCP COUNTER
                   Ε
          XRA
                   Α
                                      ;TEST B REG=00H
;TEST C REG=00H
          ORA
                   Ε
          ORA
                   С
                                      ; IF 0, TIME OUT ERROR. JMP FINSHW
         JZ
                   FINSEW
                                      ; REAL STATUS REG
; TEST BUST BIT=1
         IN
                  PRTAØ1
         RIC
         JNC
                  BUSYWR
                                      ; IF Ø. CONT PCLLING BUSY BIT
                                      ; RFAD STATUS REG
; TEST FIFO READY BIT=1
POLLWR: IN
                  PRTAC1
         RRC
         JC
                   WFIFC
                                      ; IE FIFO READY=1 JMP WFIFO
                                      ;RIAD STATUS REG
;TEST BUST BIT=1
         IN
                  FRTA01
         RLC
                                      ; IF Ø. ERROR, JMP FINSEW ; DEC TIME OUT LOOP COUNTER
         JNC
                   FINSEW
         DCX
                  F
         XPA
                  Α
                                      ; TEST B REG = 02H
; TEST C REG = 00H
         CRA
                   F
                   С
         ORA
                   FINSEW
                                      ; IF &, TIME OUT EFROR JMP FINSEW
         JZ
                                      ; CCNTINUE POLIING FIFO READY BIT
         JMF
                  FOLLWR
WFIFO:
                                      ; ICAD RAM ADDRESS
         LIAX
                  Ι
                                     ; WRITE A REG TO 7220 FIFO DATA BUFFER ; INC TO NEXT ADDRESS IN RAM ; LEC BYTE COUNTER .
                  PRTA@Ø
         OUT
         INX
                  D
         DCX
                  H
         ARX
                   A
         ORA
                  E
                                      ;TEST H REG = 00H
                                      ; TEST L REG = 00E
         CRA
         JNZ
                  POLLWR
                                     ; IF BYTE CTR NOT Ø. JMP POLLWR
FINSHW: PCP
                  F
         PCP
                                     RETURN TO CALL
         RFI
         READ EUBELE MEMORY
         WILL DESTROY A, E, L, AND F/FS REGS
         PUSH
                  Ι
                                      ; SAVE RAM BUFFER ADDRESS
READ:
                                     ; SAVE TABLE ALDRESS; INIT TIME OUT LOOP COUNTER
         PUSE
                  F
                 P,ØFFFFB
         LXI
         MVI
                 A.12H
```

```
OUT PRTAØ1 ; WRITE, READ FUBBLE MEM DATA CMD
                E
BUSYRI: DCX
                                   ; DEC TIME OUT LOOP COUNTER
         XRA
                 Α
         ORA
                  E
                                    ;TEST B REG = 00B
                                    ; TEST C REG= 00H
         AFO
                  C
                                    ; IF Ø, TIME OUT ERROR, JMP FINSHR; RIAD STATUS RIG
         JZ
                  FINSER
         IN
                 PRTAC1
                                    ; TEST BUSY BIT= 1
         RLC
                                    ; IF Ø, CONT POLLING BUSY PIT ; READ STATUS REG
         JNC
                BUSYRD
POLIRE: IN
                 PRTA@1
         RRC
                                    ; TEST FIFC REALY BIT = 1
                  RFIFO
         JC
                                    ; IF FIFO READY = 1, JMP RFIFO
               PRTA21
                                    ; READ STATUS REG
         IN
                                    ;TEST BUSY BIT=1
         RLC
                                    ; IF 0, FRROR, JMP FINSHR; CEC TIME OUT LOOP COUNTER
         JNC
                 FINSER
         DCX
                E
         XRA
         ORA
                  Ξ
                                    ;TEST B REG = 00h
         ORA
                  C
                                   ; TEST C REG = 00H
                                    ; IF 0. TIME OUT ERROR JMP FINSHR; CCNT POLLING FIFC REALY BIT.
         JZ
                 FINSHR
                POLLRI
         JMP
              FRTAØØ
L
RFIFC: IN
                                    ; LCAD A REG W/ 1 EYTE FM FIFO DATA BUFFER
                                    ;STORE A REG IN REG D-E ADDRESS; INC D-E REG TO NEXT ADDR IN RAM
         STAX
         INX
                 I
         DCX
                 \mathbb{H}
                                    ; DIC BYTE COUNTER
         XRA
                  Α
                                    ;TEST H REG = 00H
;TEST L REG = 00F
         ORA
                  Б
         OFA
                                    ; IF BYTE CCUNTER NOT 0, JMP PCLLRD
         JNZ
                  FOLLRD
FINSER: POP
                                    ; RISTORE B-C REGS
                E
         PCP
                 Ι
                                    :RESTORE D-E REGS
         SET
         AECRI
         WILL DESTROYS A. AND F/FS REGS
ABORT: PUSE
                                    ; PUSH UNKNOWN VALUE OF D TO STACKL
         FUSE
                  E
                                    ;40H PLACED ON STACK
         LXI
                  L.ØFFFFE
                                   ; INIT TIME OUT LOOP COUNTER
                 2,40H
                                   ; LCAD OPERATION COMPLETE
         MVI
                 A,19B
                                   ; ICAD ABORT COMMAND
         MVI
                PRTA@1
         OUT
                                   ;WRITE ABORT COMMAND
                                    ; REAL STATUS REG; CHECK IF BUSY
PUSYA:
         IN
                 PRTAC1
         RIC
                 PCLLA
         JC
                                    ; IF BUSY POLL STATUS REGISTER
                                   ; DEC TIME OUT COUNTER
         DCX
                Ľ
         XRA
                 Α
                 1
         ORA
                                   ;TEST D REG= 20E
                                   ;TEST E REG = 20H
         ORA
                 E
                 EUSYA
                                   ; CHICK FOR BUSY IF TIME LEFT
         JNZ
         JMP
                RETA
                                   ;TIME OUT ERRCR. RETURN
POIIA: IN
              FRTA@1
                                   ; READ STATUS REG
                                   ; TEST FOR OP-COMPLETE
         ARX
```

```
JZ
                 RETA
                                   ; RETURN IF OP COMPLETE
         DCX
                                    ; DEC TIME OUT LOOP COUNTER
                 П
         XRA
                 A
         ORA
                                    ;TEST D REG FCR 0
                 Γ
                                   ;TEST E REG FCR Ø
;IF NCT Ø CONTINUE POLLING
         ORA
                  F
         JNZ
                  POLLA
RETA:
        POP
         PCP
         IN
                 PRTA@1
                                   ; READ STATUS
         RET
         WRITE BUBBLE MEMORY DATA
        WILL DESTROY A, AND F/FS REGS
WREUBI: PUSE
                                    ; SAVE END TABLE ADDRESS
        PUSH
                 P
                                    ; SAVE BEGINNING TABLE ALLRESS
                 E,40H
        MVI
                                    ; LCAD B REG OF-COMPLETE
         CALL
                 FIFORS
                                   ; RESET FIFO
        AFX
                                   ; TEST FOR OP-COMPLETE
                 3
                 RETWR
         JNZ
                                   ; IF ERROR JMP RETWR
        PCP
                 P
                 INTPAR
                                   :LCAD PARAMETRIC REGS
         CALL
        IXI
                 H, BYTCNT
                 WRITE
         CAIL
        PUSE
                 H, ØFFFFH
        IXI
                                   ;INITIALIZE TIME OUT LOOP
LOOPWR: IN
                 PRTAC1
                                    ; REAL STATUS
        RLC
                                    ; TIST FOR BUSY=1
                 RETWR
                                    ; IF ZERO JMP RETWR
        JNC
        DCX
                                    ; DECREMENT TIME OUT LOOP
                 E
        XRA
                 Λ
                                   ; TEST H-REG FCR \varnothing ; TEST L-REG FCR \varnothing
         CRA
                 E
        ORA
        JNZ
                 IOOPWR
                                   ; CONTINUE POLIING
RETWR:
        PCP
        POP
                 F
                                  ; READ STATUS
        IN
                 PRTA@1
        RET
        READ EUBELE MEMORY DATA
        WILL DESTROY A, AND F/FS REGS
                                    ; END TAPLE ADDRESS
EDEUBL: PUSH
        PUSE
                                    ; BIGINNING TAFLE ADDRESS
                                    ; IOAD OP-COMPLETE
        MVI
                 E,40H
        CALL
                 FIFCRS
                                   ; RESET FIFO
        XRA
                                   TIEST FOR OP-COMPLETE
        JNZ
                 RETRD
                                   ; IF NOT ZERC JMP RETRD
        PCF
        CALL
                 INTPAR
                                   ; ICAD PARAMETRIC REGS
                 E, PYICNT
        LXI
                 READ
                                   ; READ BUBBLE TATA
        CALL
        PUSH
                 E
                                   ; INITIALIZE TIME OUT LOOP
        LXI
                 E,ØFFFF
```

```
LCCFRI: IN
                  PRTA21
                                     ; READ STATUS
         RIC
                                     ;TEST FOR BUSY=1
         JNC
                  RETRD
                                     ; IF ZERC, NOT FUSY, JMP RETRL
         DCX
                                     ; DECREMENT TIME OUT LOCP
         XRA
                  A
         ORA
                  E
                                     ;TEST E REG=0
                                     ; TIST L REG = Ø
         ORA
                  T
         JNZ
                  IOOPRD
                                     CONTINUE POLIING
RETHE:
         PCP
                  E
         POP
                  H
         IN
                  PRTAC1
                                    ;READ STATUS
         RET
         INITIALIZE THE BUBBLE
         WILL DESTROY A, AND F/FS REGS
INEUBL: PUSH
                                     ; PUSE UNKNOWN VALUE
         PUSE
                                    ; AIDRESS OF TABLE PUSHED TO STACK
                  E
         MVI
                  E,40H
                                     ; LOAD OP-COMPLETE
                                    ; CALL ABORT CCMMANI
; TEST FOR OP-COMPLETE
         CALL
                  ABCRT
         ARK
                  E
         JNZ
                  RETIA
                                     ; IF ZERC OP-CCMPLETE
                                     ; PLACE ADDRESS OF PARAMETRIC REG IN 3
         PCP
         CALL
                  INTPAR
                                     ; ICAD PARAMETRIC REGS
         PUSE
         MVI
                                    ; LCAT CP-COMPLETE
                  B,42H
                  I.ØFFFFB
                                     ; INITIALIZE TIME OUT LOOP
         LXI
         MVI
                  A,11E
         OUT
                  PRTAC1
                                     ; WRITE INITIALIZE COMMAND
                                     ; READ STATUS
BUSYIN: IN
                  PRTAC1
         RLC
                                     ; DECREMENT TIME OUT LOOP
                                     ; IF BUSY=1 POIL FOR 40H; DECREMENT TIME OUT LOOP
         JC
                  PCLLIN
         DCX
                  Ι
         XRA
                                    ;TFST D REG FCR Ø
;TFST E REG FCR Ø
;IF NCT Ø CONTINUE POLLING
         ORA
         ORA
                  Ε
                  EUSYIN
         JNZ
                                     ;TIME OUT ERROR. RETURN
         JMP.
                  RETIN
                                    ; RIAL STATUS
; TEST FCR OP-COMPLETE
POLLIN: IN
                  PRIAZ1
         XRA
                                     ; IF OP-COMPLETE JMP RETIN
                  RETIN
         JΖ
         DCX
                  Ι
                                     ; DECREMENT TIME OUT LOCP
         XRA
                  Α
         ORA
                                     ; TEST D REG FOR Ø
                  Ι
                                     ;TEST E REG FOR @
         ORA
                  E
                  POLLIN
                                     ; IF NOT @ CONTINUE POLIING
         JNZ
RETIN: PCP
                  Ε
                                     ; TABLE ADDRESS GOES TO B
        POP
                  Ι
                                     ;RISTORE D F REGS
                                     FREAD STATUS REG
        IN
                  PRTA21
         RET
÷
         DS
                  1
        END
```

## LIST OF REFERENCES


- 1. Snider, M., <u>NSC888 Self-Contained NSC800 Evaluation</u>
  <u>System</u>, M. S. Thesis, Naval Postgraduate School,
  Monterey, California, December 1984.
- 2. NASA, <u>Get Away Special (GAS) Small Self-Contained</u>

  <u>Payloads Experimenter Handbook</u>, Goddard Space Flight
  Center Special Payloads Division, July 1984.
- 3. National Semiconductor Corporation, NSC800 High-Performance Low-Power Microprocessor Data Sheet, Santa Clara, California, pp. 1 - 27, July 1983.
- National Semiconductor Corporation, <u>NSC810A RAM-I/O-Timer</u>, Santa Clara, California, pp. 1 17, February 1984.
- 5. Intel Corporation, <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u>, Santa Clara, California, pp. 1-1 8-12, June 1983.
- 6. National Semiconductor Corporation, <u>ADC0816 Single Chip Acquisition System</u>, Santa Clara, California, pp. 2-29 2-38. 1981.
- 7. Intersil Corporation, <a href="M6402 Universal Asynchronous Receiver Transmitter (UART)">M6402 Universal Asynchronous Receiver Transmitter (UART)</a>, Cupertino, California, pp. 2-3 2-10, 1983.
- 8. Intersil Corporation, <a href="M6402 Universal Asynchronous Receiver Transmitter (UART)">M6402 Universal Asynchronous Receiver Transmitter (UART)</a>, Cupertino, California, p. 2-8, 1983.
- 9. National Semiconductor Corporation, MM58167A Microprocessor Real Time Clock, Santa Clara, California, pp. 3-11 3-18.
- 10. National Semiconductor Corporation, MM58167A Microprocessor Real Time Clock, Santa Clara, California, p. 3-12.
- 11. Hitachi Corporation, <u>HM6116 2048-Word X 8-Bit High</u>
  <u>Speed Static CMOS RAM</u>, pp. 66 69.
- 12. Intel Corporation, 2732A 32K (4K X 8) UV Erasable PROM, Santa Clara, California, pp. 4-12 4-18, 1982.
- 13. Intel Corporation, BPK 72 Bubble Memory Prototype Kit

- <u>User's Manual</u>, Santa Clara, California, p. 5-13, June 1983.
- 14. Intel Corporation, <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u>, Santa Clara, California, pp. 5-1 5-36, June 1983.
- Dercole, T. and Frey, T., <u>Solid-State Digital</u>
  <u>Recorder</u>, ECE-3800 Project, Naval Postgraduate School,
  Monterey, California, December 1984.
- 16. Intel Corporation, <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u>, Santa Clara, California, p. 5-32, June 1983.
- 17. Intel Corporation, <u>BPK 72 Bubble Memory Prototype Kit User's Manual</u>, Santa Clara, California, p. 5-34, June 1983.


## INITIAL DISTRIBUTION LIST

		4 = +	
1	Defense Technical Information Center Cameron Station Alexandria, Virginia 22304-6145		need .
2.	Library, Code 0142 Naval Postgraduate School Monterey, California 93943-5100		2
3.	Department Chairman, Code 62 Department of Electrical and Computer Engineering Naval Postgraduate School Monterey, California 93943		2
4.	Professor R. Panholzer, Code 62Pz Department of Electrical and Computer Engineering Naval Postgraduate School Monterey, California 93943		
5.	Professor C. H. Lee, Code 62Le Department of Electrical and Computer Engineering Naval Postgraduate School Monterey, California 93943		S
5.	Professor S. Garrett, Code 61Gx Department of Physics Naval Postgraduate School Monterey, California 93943		2
7.	Lieutenant Jay W. Wallin, USN 5616 Madeira Pl. N.E. Albuquergue. New Mexico 87110		









21573

Thesis W222717 W

c.1

Wallin
Microprocessor
controller with nonvolatile memory implementation.



